scholarly journals Designing Coalescing Network-on-Chip for Efficient Memory Accesses of GPGPUs

Author(s):  
Chien-Ting Chen ◽  
Yoshi Shih-Chieh Huang ◽  
Yuan-Ying Chang ◽  
Chiao-Yun Tu ◽  
Chung-Ta King ◽  
...  
2014 ◽  
Vol 35 (2) ◽  
pp. 341-346
Author(s):  
Xiao-fu Zheng ◽  
Hua-xi Gu ◽  
Yin-tang Yang ◽  
Zhong-fan Huang

IEEE Access ◽  
2021 ◽  
pp. 1-1
Author(s):  
Quoc-Tuan Vien ◽  
Michael Opoku Agyeman ◽  
Mallik Tatipamula ◽  
Huan X. Nguyen

Sign in / Sign up

Export Citation Format

Share Document