A 1-V 128-kb four-way set-associative CMOS cache memory using wordline-oriented tag-compare (WLOTC) structure with the content-addressable-memory (CAM) 10-transistor tag cell

2001 ◽  
Vol 36 (4) ◽  
pp. 666-675 ◽  
Author(s):  
Perng-Fei Lin ◽  
J.B. Kuo
Keyword(s):  
Cache Memory ◽  
Content Addressable Memory

Critical race-free low-power NAND match line content addressable memory tagged cache memory

2008 ◽  
Vol 2 (1) ◽  
pp. 40 ◽  
Author(s):  
V. Chaudhary ◽  
T.-H. Chen ◽  
F. Sheerin ◽  
L.T. Clark
Keyword(s):  
Low Power ◽  
Cache Memory ◽  
Critical Race ◽  
Content Addressable Memory

scholarly journals Dual-Port Content Addressable Memory for Cache Memory Applications

2022 ◽  
Vol 70 (3) ◽  
pp. 4583-4597
Author(s):  
Allam Abumwais ◽  
Adil Amirjanov ◽  
Kaan Uyar ◽  
Mujahed Eleyat
Keyword(s):  
Cache Memory ◽  
Content Addressable Memory ◽  
Memory Applications

Improvement of Data Utilization Efficiency for Cache Memory by Compressing Frequent Bit Sequences

2016 ◽  
Vol E99.C (8) ◽  
pp. 936-946
Author(s):  
Ryotaro KOBAYASHI ◽  
Ikumi KANEKO ◽  
Hajime SHIMADA
Keyword(s):  
Utilization Efficiency ◽  
Cache Memory ◽  
Data Utilization

Highly Optimized Content Addressable Memory by Using Match Line Sensing Method

2013 ◽  
Vol 2 (3) ◽  
pp. 24-29
Author(s):  
D. Pradeep ◽  
◽  
B. Ananda Venkatesan ◽  
Keyword(s):  
Content Addressable Memory
Sign in / Sign up

Export Citation Format

Share Document