VLSI implementation of high-speed low power decimation filter for LTE sigma-delta A/D converter application

Author(s):  
Jing Li ◽  
Ran Li ◽  
Ting Yi ◽  
Zhiliang Hong ◽  
Bill Yang Liu
Sign in / Sign up

Export Citation Format

Share Document