A 8×5 Gb/s source-synchronous receiver with clock generator phase error correction
Keyword(s):
2017 ◽
Vol 28
(2)
◽
pp. 199
Keyword(s):
Keyword(s):
Keyword(s):
Keyword(s):