ESD protection circuit for 8.5Gbps I/Os in 90nm CMOS technology

Author(s):  
H. Sarbishaei ◽  
M. Sachdev
2013 ◽  
Vol 49 (7) ◽  
pp. 453-455 ◽  
Author(s):  
A. Boni ◽  
A. Facen ◽  
M. Bigi

2008 ◽  
Author(s):  
Yongseo Koo ◽  
Kwangyeob Lee ◽  
Jaechang Kwack ◽  
Jongil Won ◽  
Kuidong Kim

Sign in / Sign up

Export Citation Format

Share Document