Design of a Distributed Amplifier with On-chip ESD Protection Circuit in 130 nm SOI CMOS Technology

2007 ◽  
Author(s):  
M. Moussa ◽  
M. Kaamouchi ◽  
G. Wybo ◽  
A. Bens ◽  
J.-p. Raskin ◽  
...  
Keyword(s):  
Cmos Technology ◽  
Distributed Amplifier ◽  
Esd Protection ◽  
Protection Circuit ◽  
On Chip ◽  
Soi Cmos

P-45: On-Chip ESD Protection Design for UXGA/HDTV LCoS in 0.35-μm CMOS Technology

2004 ◽  
Vol 35 (1) ◽  
pp. 404
Author(s):  
Ming-Dou Ker ◽  
Shih-Hung Chen ◽  
Tang-Kui Tseng
Keyword(s):  
Cmos Technology ◽  
Esd Protection ◽  
On Chip

A 32-Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32-nm SOI CMOS technology

2013 ◽  
Author(s):  
Gautam R. Gangasani ◽  
John F. Bulzacchelli ◽  
Troy Beukema ◽  
Chun-Ming Hsu ◽  
William Kelly ◽  
...  
Keyword(s):  
Cmos Technology ◽  
Low Latency ◽  
On Chip ◽  
Soi Cmos

Multi‐function ESD protection circuit for UHF RFID devices in CMOS technology

2013 ◽  
Vol 49 (7) ◽  
pp. 453-455 ◽  
Author(s):  
A. Boni ◽  
A. Facen ◽  
M. Bigi
Keyword(s):  
Cmos Technology ◽  
Uhf Rfid ◽  
Esd Protection ◽  
Protection Circuit
Sign in / Sign up

Export Citation Format

Share Document