A low voltage CMOS analog multiplier with high linearity

2009 ◽  
Author(s):  
Amir H. Miremadi ◽  
Ahmad Ayatollahi ◽  
Adib Abrishamifar ◽  
Alireza Siadatan
Keyword(s):  
Low Voltage ◽  
Analog Multiplier ◽  
High Linearity

UWB Low-Voltage High-Linearity CMOS Mixer in Zero-IF Receiver

2011 ◽  
pp. 349-354
Author(s):  
Huiyong Hu ◽  
Shuai Lei ◽  
Heming Zhang ◽  
Rongxi Xuan ◽  
Bin Shu ◽  
...  
Keyword(s):  
Low Voltage ◽  
High Linearity ◽  
Cmos Mixer

Low Voltage FGMOS Four Quadrants Analog Multiplier

2014 ◽  
Vol 918 ◽  
pp. 313-318
Author(s):  
Jesús de la Cruz-Alejo ◽  
L. Noe Oliva-Moreno
Keyword(s):  
Power Consumption ◽  
Power Supply ◽  
Low Voltage ◽  
Floating Gate ◽  
Cmos Process ◽  
Resistive Load ◽  
Analog Multiplier ◽  
Output Impedance ◽  
Cmos Transistors ◽  
Current Sensors

In this paper a low voltage FGMOS analog multiplier is proposed that uses a follower voltage flipped (FVF), which dominates its operation. In order to reduce the power supply of the multiplier, floating gate CMOS transistors (FGMOS) are used. Theoretical steps of the FVF design are presented together with its simulation. The output of the FVF is insensitive to the device parameters and is loaded with a resistive load. The multiplier design consists of two FVF cells, two current sensors FVF and one Gilbert cell multiplier. The results show that the proposed multiplied in a 0.13μm CMOS process exhibits significant benefits in terms of linearity, insensibility to device parameters, bandwidth and output impedance. The power supply is 0.8V and a power consumption of 181μW.

Sign in / Sign up

Export Citation Format

Share Document