An FPGA Implementation for a High Throughput Adaptive Filter Using Distributed Arithmetic

Author(s):  
D.J. Allred ◽  
W. Huang ◽  
V. Krishnan ◽  
Heejong Yoo ◽  
D.V. Anderson

This paper briefs an area efficient, low power and high throughput LMS adaptive filter using Distributed Arithmetic architecture. The throughput is increased because of parallel updating of filter coefficient and computing the inner product simultaneously. Here we have proposed memory-less design of distributed arithmetic (MLDA) unit. The proposed design uses 2:1 multiplexer’s architecture to replace LUT of the conventional DA to reduce the overall area of the filter. Enhanced compressor adder is used for accumulation of the partial products, which further helps to reduce the area. Parallel updating of the generation and accumulation enhance the throughput of the design. The proposed architecture requires more than half area that required for the existing LUT based inner product block. The proposed design is implemented in synopsis design compiler and the result shows that the area decreased by 52.7% and also the MUX based DA for the Adaptive filter causes 69.25% less power consumption for filter tap N=16, 32 and 64. Proposed design provides 36.50% less Area Delay Product (ADP).


2017 ◽  
Vol 37 (7) ◽  
pp. 2934-2957 ◽  
Author(s):  
Prashant Kumar ◽  
Prabhat Chandra Shrivastava ◽  
Manish Tiwari ◽  
Amit Dhawan

Sign in / Sign up

Export Citation Format

Share Document