Timing yield optimization via discrete gate sizing using globally-informed delay PDFs

2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) ◽

10.1109/iccad.2010.5654205 ◽

2010 ◽

Author(s):

Shantanu Dutt ◽

Huan Ren

Keyword(s):

Gate Sizing ◽

Yield Optimization ◽

Discrete Gate Sizing

Download Full-text

Sensitivity-guided metaheuristics for accurate discrete gate sizing

Proceedings of the International Conference on Computer-Aided Design - ICCAD '12 ◽

10.1145/2429384.2429428 ◽

2012 ◽

Author(s):

Jin Hu ◽

Andrew B. Kahng ◽

SeokHyeong Kang ◽

Myung-Chul Kim ◽

Igor L. Markov

Keyword(s):

Gate Sizing ◽

Discrete Gate Sizing

Download Full-text

Tackling the Drawbacks of a Lagrangian Relaxation Based Discrete Gate Sizing Algorithm

2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2019.00059 ◽

2019 ◽

Author(s):

Henrique Placido ◽

Ricardo Reis

Keyword(s):

Lagrangian Relaxation ◽

Gate Sizing ◽

Discrete Gate Sizing

Download Full-text

Efficient Algorithms for Discrete Gate Sizing and Threshold Voltage Assignment Based on an Accurate Analytical Statistical Yield Gradient

ACM Transactions on Design Automation of Electronic Systems ◽

10.1145/2896819 ◽

2016 ◽

Vol 21 (4) ◽

pp. 1-27

Author(s):

Ramprasath S ◽

Vinita Vasudevan

Keyword(s):

Threshold Voltage ◽

Efficient Algorithms ◽

Gate Sizing ◽

Discrete Gate Sizing

Download Full-text

Statistical gate sizing for timing yield optimization

ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005. ◽

10.1109/iccad.2005.1560214 ◽

2005 ◽

Author(s):

D. Sinha ◽

N.V. Shenoy ◽

Hai Zhou

Keyword(s):

Gate Sizing ◽

Yield Optimization

Download Full-text

Variability driven gate sizing for binning yield optimization

2006 43rd ACM/IEEE Design Automation Conference ◽

10.1109/dac.2006.229419 ◽

2006 ◽

Author(s):

A. Davoodi ◽

A. Srivastava

Keyword(s):

Gate Sizing ◽

Yield Optimization

Download Full-text

Strongly NP-hard discrete gate sizing problems

Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93 ◽

10.1109/iccd.1993.393332 ◽

2002 ◽

Author(s):

W.N. Li

Keyword(s):

Gate Sizing ◽

Np Hard ◽

Discrete Gate Sizing

Download Full-text

Fast and Efficient Lagrangian Relaxation-Based Discrete Gate Sizing

Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013 ◽

10.7873/date.2013.370 ◽

2013 ◽

Author(s):

Vinicius S. Livramento ◽

Chrystian Guth ◽

Jose Luis Guntzel ◽

Marcelo O. Johann

Keyword(s):

Lagrangian Relaxation ◽

Gate Sizing ◽

Discrete Gate Sizing

Download Full-text

Approximation scheme for restricted discrete gate sizing targeting delay minimization

Journal of Combinatorial Optimization ◽

10.1007/s10878-009-9267-0 ◽

2009 ◽

Vol 21 (4) ◽

pp. 497-510 ◽

Author(s):

Chen Liao ◽

Shiyan Hu

Keyword(s):

Approximation Scheme ◽

Gate Sizing ◽

Delay Minimization ◽

Discrete Gate Sizing

Download Full-text

Statistical Timing Yield Optimization by Gate Sizing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2006.884166 ◽

2006 ◽

Vol 14 (10) ◽

pp. 1140-1146 ◽

Author(s):

D. Sinha ◽

N.V. Shenoy ◽

H. Zhou

Keyword(s):

Gate Sizing ◽

Yield Optimization ◽

Statistical Timing

Download Full-text

A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation

ACM Transactions on Design Automation of Electronic Systems ◽

10.1145/2647956 ◽

2014 ◽

Vol 19 (4) ◽

pp. 1-25 ◽

Author(s):

Vinicius S. Livramento ◽

Chrystian Guth ◽

José Luís Güntzel ◽

Marcelo O. Johann

Keyword(s):

Lagrangian Relaxation ◽

Gate Sizing ◽

Hybrid Technique ◽

Discrete Gate Sizing

Download Full-text