scholarly journals Control Synthesis for Cyber-Physical Systems to Satisfy Metric Interval Temporal Logic Objectives under Timing and Actuator Attacks*

Author(s):  
Luyao Niu ◽  
Bhaskar Ramasubramanian ◽  
Andrew Clark ◽  
Linda Bushnell ◽  
Radha Poovendran
10.29007/68dk ◽  
2019 ◽  
Author(s):  
Gidon Ernst ◽  
Paolo Arcaini ◽  
Alexandre Donzé ◽  
Georgios Fainekos ◽  
Logan Mathesen ◽  
...  

This report presents the results from the 2019 friendly competition in the ARCH workshop for the falsification of temporal logic specifications over Cyber-Physical Systems. We describe the organization of the competition and how it differs from previous years. We give background on the participating teams and tools and discuss the selected benchmarks and results. The benchmarks are available on the ARCH website1, as well as in the competition’s gitlab repository2. The main outcome of the 2019 competition is a common benchmark repository, and an initial base-line for falsification, with results from multiple tools, which will facilitate comparisons and tracking of the state-of-the-art in falsification in the future.


10.29007/r74f ◽  
2020 ◽  
Author(s):  
Johan Lidén Eddeland ◽  
Alexandre Donzé ◽  
Sajed Miremadi ◽  
Knut Åkesson

In this benchmark proposal, we present a set of large specifications stated in Signal Temporal Logic (STL) intended for use in falsification of Cyber-Physical Systems. The main purpose of the benchmark is for tools that monitor STL specifications to be able to test their performance on complex specifications that have structure similar to industrial specifications. The benchmark itself is a Git repository which will therefore be updated over time, and new specifications can be added. At the time of submission, the repository contains a total of seven Simulink requirement models, resulting in 17 generated STL specifications.


10.29007/trr1 ◽  
2020 ◽  
Author(s):  
Gidon Ernst ◽  
Paolo Arcaini ◽  
Ismail Bennani ◽  
Alexandre Donze ◽  
Georgios Fainekos ◽  
...  

This report presents the results from the 2020 friendly competition in the ARCH workshop for the falsification of temporal logic specifications over Cyber-Physical Systems. We briefly describe the competition settings, which have been inherited from the previous year, give background on the participating teams and tools and discuss the selected benchmarks. The benchmarks are available on the ARCH website1, as well as in the competition’s gitlab repository2. In comparison to 2019, we have two new participating tools with novel approaches, and the results show a clear improvement over previous performances on some benchmarks.


2017 ◽  
Vol 16 (5s) ◽  
pp. 1-20 ◽  
Author(s):  
Mohammadreza Mehrabian ◽  
Mohammad Khayatian ◽  
Aviral Shrivastava ◽  
John C. Eidson ◽  
Patricia Derler ◽  
...  

2020 ◽  
Vol 29 (11) ◽  
pp. 2050177
Author(s):  
Sertac Kagan Aydin ◽  
Ebru Aydin Gol

Online monitoring is essential to enhance the reliability for various systems including cyber-physical systems and Web services. During online monitoring, the system traces are checked against monitoring rules in real time to detect deviations from normal behaviors. In general, the rules are defined as boundary conditions by the experts of the monitored system. This work studies the problem of synthesizing online monitoring rules in the form of temporal logic formulas in an automated way. The monitoring rules are described as past-time signal temporal logic (ptSTL) formulas and an algorithm to synthesize such formulas from a given set of labeled system traces is proposed. The algorithm searches the formula space using genetic algorithms and produces the best formula representing a monitoring rule. In addition, online STL monitoring algorithm is improved to efficiently compute a quantitative valuation for piecewise-constant signals from ptSTL formulas, thus, to reduce the overhead of the real-time computation. The effectiveness of the results is shown on two illustrative examples inspired from online monitoring of Web services.


Sign in / Sign up

Export Citation Format

Share Document