A versatile low power design of bit-serial multiplier in finite fields GF (2m)

Author(s):  
Remy M ◽  
Prabhu E ◽  
Mangalam H
Integration ◽  
2013 ◽  
Vol 46 (2) ◽  
pp. 211-217 ◽  
Author(s):  
Ali Zakerolhosseini ◽  
Morteza Nikooghadam

2004 ◽  
Vol 18 (3) ◽  
pp. 37
Author(s):  
J. Frenkil
Keyword(s):  

Sign in / Sign up

Export Citation Format

Share Document