Energy-efficient architectures for timing error-tolerant processors

Author(s):  
John Sartori ◽  
Rakesh Kumar
Sign in / Sign up

Export Citation Format

Share Document