High performance lattice regression on FPGAs via a high level hardware description language
Keyword(s):
2013 ◽
Vol 333-335
◽
pp. 428-431