On-Chip ESD detection circuit for system-level ESD protection design

2010 ◽  
Author(s):  
Ming-Dou Ker ◽  
Wan-Yen Lin ◽  
Cheng-Cheng Yen ◽  
Che-Ming Yang ◽  
Tung-Yang Chen ◽  
...  
Keyword(s):  
System Level ◽  
Detection Circuit ◽  
Esd Protection ◽  
On Chip

Layout optimization of GGISCR structure for on-chip system level ESD protection applications

2016 ◽  
Vol 126 ◽  
pp. 152-157 ◽  
Author(s):  
Jie Zeng ◽  
Shurong Dong ◽  
Hei Wong ◽  
Tao Hu ◽  
Xiang Li
Keyword(s):  
Layout Optimization ◽  
System Level ◽  
Esd Protection ◽  
On Chip
Sign in / Sign up

Export Citation Format

Share Document