ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Power dissipation in optical clock distribution network for high performance ICs
Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519)
◽
10.1109/iitc.2002.1014916
◽
2003
◽
Cited By ~ 1
Author(s):
P. Kapur
◽
K.C. Saraswat
Keyword(s):
Power Dissipation
◽
High Performance
◽
Distribution Network
◽
Optical Clock
◽
Clock Distribution
◽
Clock Distribution Network
Download Full-text
Related Documents
Cited By
References
Design and optimization of board-level optical clock distribution network for high-performance optoelectronic system-on-a-packages
Proceedins of the 14th ACM Great Lakes symposium on VLSI - GLSVLSI '04
◽
10.1145/988952.989023
◽
2004
◽
Cited By ~ 2
Author(s):
Chung-Seok (Andy) Seo
◽
Abhijit Chatterjee
◽
Sang-Yeon Cho
◽
Nan M. Jokerst
Keyword(s):
High Performance
◽
Distribution Network
◽
Optical Clock
◽
Clock Distribution
◽
Optoelectronic System
◽
Design And Optimization
◽
Clock Distribution Network
◽
Board Level
Download Full-text
Design of Low power & High Performance Multi Source H-Tree Clock Distribution Network
2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)
◽
10.1109/vlsidcs47293.2020.9179954
◽
2020
◽
Author(s):
V.G. Srivatsa
◽
Arunkumar P. Chavan
◽
Divakar Mourya
Keyword(s):
Low Power
◽
High Performance
◽
Distribution Network
◽
Clock Distribution
◽
Clock Distribution Network
Download Full-text
Input coupling and guided-wave distribution schemes for board-level intra-chip guided-wave optical clock distribution network using volume grating coupler technology
10.1109/iitc.2001.930037
◽
2001
◽
Cited By ~ 3
Author(s):
A.V. Mule
◽
S.M. Schultz
◽
E.N. Glytsis
◽
T.K. Gaylord
◽
J.D. Meindl
Keyword(s):
Distribution Network
◽
Guided Wave
◽
Optical Clock
◽
Grating Coupler
◽
Clock Distribution
◽
Clock Distribution Network
◽
Wave Distribution
◽
Board Level
Download Full-text
Clock Skew Analysis in Optical Clock Distribution Network
10.1109/cadsm.2007.4297605
◽
2007
◽
Cited By ~ 3
Author(s):
Grzegorz Tosik
◽
Filip Abramowicz
◽
Zbigniew Lisik
◽
Frederic Gaffiot
Keyword(s):
Distribution Network
◽
Optical Clock
◽
Clock Distribution
◽
Clock Skew
◽
Clock Distribution Network
Download Full-text
An optical clock distribution network for gigascale integration
Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407)
◽
10.1109/iitc.2000.854081
◽
2002
◽
Cited By ~ 2
Author(s):
A.V. Mule
◽
S.M. Schultz
◽
T.K. Gaylord
◽
J.D. Meindl
Keyword(s):
Distribution Network
◽
Optical Clock
◽
Clock Distribution
◽
Gigascale Integration
◽
Clock Distribution Network
Download Full-text
Characterization and design of optical integrated devices for optical clock distribution network
10.1117/12.563287
◽
2004
◽
Author(s):
Nicolas Schnell
◽
Matthieu Martin
◽
Regis Orobtchouk
◽
Taha Benyattou
◽
Robert Perrin
◽
...
Keyword(s):
Distribution Network
◽
Optical Clock
◽
Clock Distribution
◽
Clock Distribution Network
◽
Integrated Devices
Download Full-text
A buffer placement algorithm to overcome short-circuit power dissipation in mesh based clock distribution network
Engineering Science and Technology an International Journal
◽
10.1016/j.jestch.2014.10.005
◽
2015
◽
Vol 18
(2)
◽
pp. 135-140
◽
Cited By ~ 3
Author(s):
John Reuben
◽
Mohammed Zackriya V.
◽
Harish M. Kittur
◽
Mohd Shoaib
Keyword(s):
Power Dissipation
◽
Short Circuit
◽
Distribution Network
◽
Clock Distribution
◽
Clock Distribution Network
◽
Placement Algorithm
◽
Circuit Power
Download Full-text
Jitter Estimation in a CMOS Tapered Buffer for an Application of Clock Distribution Network
2019 Joint International Symposium on Electromagnetic Compatibility, Sapporo and Asia-Pacific International Symposium on Electromagnetic Compatibility (EMC Sapporo/APEMC)
◽
10.23919/emctokyo.2019.8893857
◽
2019
◽
Author(s):
Muhammed Suhail Illikkal
◽
Jai Narayan Tripathi
◽
Hitesh Shrimali
Keyword(s):
Distribution Network
◽
Clock Distribution
◽
Clock Distribution Network
Download Full-text
Power Efficient 3D Clock Distribution Network Design with TSV Count Optimization
Procedia Computer Science
◽
10.1016/j.procs.2016.07.197
◽
2016
◽
Vol 93
◽
pp. 169-175
◽
Cited By ~ 2
Author(s):
Nikhil Joshi
◽
John Reuben
Keyword(s):
Network Design
◽
Distribution Network
◽
Clock Distribution
◽
Power Efficient
◽
Distribution Network Design
◽
Clock Distribution Network
Download Full-text
Low Power Resonant Rotary Global Clock Distribution Network Design
10.17918/etd-4573
◽
2021
◽
Author(s):
Ying Teng
Keyword(s):
Low Power
◽
Network Design
◽
Distribution Network
◽
Clock Distribution
◽
Distribution Network Design
◽
Global Clock
◽
Clock Distribution Network
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close