A new parallel architecture for low power linear feedback shift registers

Author(s):  
A. Mamun ◽  
R. Katti
Sign in / Sign up

Export Citation Format

Share Document