0.5 mu m BiCMOS standard-cell macros including 0.5 W 3 ns register file and 0.6 W 5 ns 32 kB cache

2003 ◽  
Author(s):  
H. Kara ◽  
T. Sakurai ◽  
T. Nagamatsu ◽  
S. Kobayashi ◽  
K. Seta ◽  
...  
Keyword(s):  
Standard Cell ◽  
Register File

Instruction Scheduling Algorithm for Register File Connectivity Clustered VLIW Architecture

2009 ◽  
Vol 31 (1) ◽  
pp. 127-132
Author(s):  
Zhi-Xiong ZHOU ◽  
Hu HE ◽  
Xu YANG ◽  
Yan-Jun ZHANG ◽  
Yi-He SUN
Keyword(s):  
Scheduling Algorithm ◽  
Instruction Scheduling ◽  
Register File

Active-Cycle Based Register File Design for Reduced Ports and Energy

2009 ◽  
Vol 31 (2) ◽  
pp. 299-308 ◽  
Author(s):  
Yu-Lai ZHAO ◽  
Xian-Feng LI ◽  
Dong TONG ◽  
Han-Xin SUN ◽  
Jie CHEN ◽  
...  
Keyword(s):  
Register File ◽  
File Design

Standard-Cell, Open-Architecture Power Conversion Systems

2005 ◽  
Author(s):  
D. Boroyevich ◽  
F. Wang ◽  
F. C. Lee ◽  
W. G. Odendaal ◽  
S. Edwards
Keyword(s):  
Power Conversion ◽  
Open Architecture ◽  
Standard Cell

Superconductor Standard Cell Library for Advanced EDA Design Flow

2021 ◽  
pp. 1-1
Author(s):  
Sukanya Sagarika Meher ◽  
Jushya Ravi ◽  
Mustafa Eren Celik ◽  
Stephen Miller ◽  
Anubhav Sahu ◽  
...  
Keyword(s):  
Design Flow ◽  
Standard Cell ◽  
Standard Cell Library ◽  
Cell Library

NMLib: A Nanomagnetic Logic Standard Cell Library

2021 ◽  
Author(s):  
Laysson Oliveira Luz ◽  
Jose Augusto M. Nacif ◽  
Ricardo S. Ferreira ◽  
Omar P. Vilela Neto
Keyword(s):  
Standard Cell ◽  
Standard Cell Library ◽  
Nanomagnetic Logic ◽  
Cell Library

scholarly journals Cross-Corner Delay Variation Model for Standard Cell Libraries

IEEE Access ◽  
2021 ◽  
pp. 1-1
Author(s):  
Kwangsu Kim ◽  
Byungha Joo ◽  
Young Min Park ◽  
Taeyang Jeong ◽  
Ki Tae Kim ◽  
...  
Keyword(s):  
Standard Cell ◽  
Delay Variation ◽  
Variation Model
Sign in / Sign up

Export Citation Format

Share Document