ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Substrate noise simulation for high frequency CMOS system on chip design
2016 5th International Conference on Modern Circuits and Systems Technologies (MOCAST)
◽
10.1109/mocast.2016.7495129
◽
2016
◽
Author(s):
V. Gavriilidou
◽
T. Noulis
◽
S. Siskos
Keyword(s):
High Frequency
◽
System On Chip
◽
Substrate Noise
◽
Chip Design
◽
Noise Simulation
◽
On Chip
Download Full-text
Related Documents
Cited By
References
Developing silicon intellectual property E-trade mechanisms for system on chip design and integration
International Journal of Computer Integrated Manufacturing
◽
10.1080/09511920601160122
◽
2007
◽
Vol 20
(5)
◽
pp. 423-435
◽
Cited By ~ 1
Author(s):
C. V. Trappey
◽
A. J. C. Trappey
◽
F. T. L. Lin
Keyword(s):
Intellectual Property
◽
System On Chip
◽
Chip Design
◽
On Chip
Download Full-text
Tutorial T4: Intellectual Property Protection and Security in System-on-Chip Design
2012 25th International Conference on VLSI Design
◽
10.1109/vlsid.2012.31
◽
2012
◽
Cited By ~ 1
Author(s):
Susmita Sur-Kolay
◽
S. Bhunia
Keyword(s):
Intellectual Property
◽
System On Chip
◽
Intellectual Property Protection
◽
Chip Design
◽
On Chip
Download Full-text
System Architecting and System-on-Chip Design of Intelligent Sensor Networks for Active Volcanoes
2008 2nd Annual IEEE Systems Conference
◽
10.1109/systems.2008.4519025
◽
2008
◽
Cited By ~ 2
Author(s):
Wai-Chi Fang
◽
Sharon Kedar
Keyword(s):
Sensor Networks
◽
System On Chip
◽
Chip Design
◽
Intelligent Sensor
◽
On Chip
◽
Intelligent Sensor Networks
◽
Active Volcanoes
Download Full-text
High Level System-on-Chip Design using UML and SystemC
Electronics, Robotics and Automotive Mechanics Conference (CERMA 2007)
◽
10.1109/cerma.2007.4367776
◽
2007
◽
Cited By ~ 1
Author(s):
Blanca Alicia Correa
◽
Juan Fernando Eusse
◽
Danny Munera
◽
Jose Edinson Aedo
◽
Juan Fernando Velez
Keyword(s):
System On Chip
◽
Level System
◽
Chip Design
◽
On Chip
◽
High Level
Download Full-text
IP development and management of IP DB enabling efficient system-on-chip design
AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)
◽
10.1109/apasic.1999.824070
◽
2003
◽
Cited By ~ 1
Author(s):
Young-ho Lee
◽
Ki-Won Kwon
◽
Jin-Tea Kim
◽
Chul-Dong Lee
Keyword(s):
System On Chip
◽
Chip Design
◽
Efficient System
◽
On Chip
◽
Development And Management
Download Full-text
Mixed-Signal Noise Coupling in System-on-Chip Design: Modeling, Analysis, and Validation
EDA for IC Implementation, Circuit Design, and Process Technology
◽
10.1201/9781420007954-23
◽
2018
◽
pp. 23_1-23_25
Author(s):
Nishath Verghese
◽
Makoto Nagata
Keyword(s):
System On Chip
◽
Chip Design
◽
Mixed Signal
◽
Signal Noise
◽
Noise Coupling
◽
Modeling Analysis
◽
On Chip
Download Full-text
A System on Chip Design Framework for Prime Number Validation Using Reconfigurable Hardware
Field Programmable Logic and Application - Lecture Notes in Computer Science
◽
10.1007/978-3-540-30117-2_173
◽
2004
◽
pp. 1186-1187
Author(s):
Ray C. C. Cheung
Keyword(s):
Prime Number
◽
Reconfigurable Hardware
◽
System On Chip
◽
Design Framework
◽
Chip Design
◽
On Chip
Download Full-text
A Configurable High-Frequency SSB Signal Generation Method using SDR Approach Implemented on System-on-Chip FPGA
2018 International Conference on Computer Engineering, Network and Intelligent Multimedia (CENIM)
◽
10.1109/cenim.2018.8710816
◽
2018
◽
Author(s):
Do Trong Tuan
◽
Ha Duyen Trung
Keyword(s):
High Frequency
◽
System On Chip
◽
Signal Generation
◽
On Chip
Download Full-text
Colif: A multilevel design representation for application-specific multiprocessor system-on-chip design
Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001
◽
10.1109/iwrsp.2001.933847
◽
2002
◽
Cited By ~ 6
Author(s):
W.O. Cesario
◽
G. Nicolescu
◽
L. Gauthier
◽
D. Lyonnard
◽
A.A. Jerraya
Keyword(s):
System On Chip
◽
Multiprocessor System
◽
Chip Design
◽
Design Representation
◽
On Chip
◽
Application Specific
Download Full-text
Programmable System Level Integration Brings System-on-Chip Design to the Desktop
Lecture Notes in Computer Science - Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing
◽
10.1007/3-540-44614-1_86
◽
2000
◽
pp. 789-792
Author(s):
Guy Lecurieux Lafayette
Keyword(s):
System On Chip
◽
System Level
◽
Chip Design
◽
On Chip
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close