Soft Error Tolerant Quasi-Delay Insensitive Asynchronous Circuits: Advancements and Challenges

2007 ◽

Cited By ~ 6

Author(s):

Weidong Kuang ◽

Casto Manuel Ibarra ◽

Peiyi Zhao

Keyword(s):

Asynchronous Circuits ◽

Soft Error

Download Full-text

Soft Error Tolerant Asynchronous Circuits Based on Dual Redundant Four State Logic

2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools ◽

10.1109/dsd.2009.142 ◽

2009 ◽

Cited By ~ 1

Author(s):

Werner Friesenbichler ◽

Andreas Steininger

Keyword(s):

Asynchronous Circuits ◽

Soft Error

Download Full-text

Design Asynchronous Circuits for Soft Error Tolerance

2007 IEEE International Conference on Integrated Circuit Design and Technology ◽

10.1109/icicdt.2007.4299578 ◽

2007 ◽

Cited By ~ 8

Author(s):

Weidong Kuang ◽

Enjun Xiao ◽

Casto Manuel Ibarra ◽

Peiyi Zhao

Keyword(s):

Asynchronous Circuits ◽

Soft Error ◽

Error Tolerance

Download Full-text

Design of Asynchronous Circuits on FPGAs for Soft Error Tolerance

2011 14th Euromicro Conference on Digital System Design ◽

10.1109/dsd.2011.35 ◽

2011 ◽

Author(s):

Yu Bai ◽

Weidong Kuang

Keyword(s):

Asynchronous Circuits ◽

Soft Error ◽

Error Tolerance

Download Full-text

Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2008.2011554 ◽

2010 ◽

Vol 18 (3) ◽

pp. 410-422 ◽

Cited By ~ 16

Author(s):

Weidong Kuang ◽

Peiyi Zhao ◽

J. S. Yuan ◽

R. F. DeMara

Keyword(s):

Asynchronous Circuits ◽

Soft Error ◽

Error Tolerance ◽

Cmos Circuits ◽

Deep Submicrometer

Download Full-text

Soft error in FPGA-implemented asynchronous circuits

2011 VII Southern Conference on Programmable Logic (SPL) ◽

10.1109/spl.2011.5782652 ◽

2011 ◽

Author(s):

Weidong Kuang ◽

Yu Bai

Keyword(s):

Asynchronous Circuits ◽

Soft Error

Download Full-text

Physical design algorithms for asynchronous circuits

10.31274/etd-180810-5467 ◽

2016 ◽

Author(s):

Gang Wu

Keyword(s):

Asynchronous Circuits ◽

Physical Design ◽

Design Algorithms

Download Full-text

Spatial resolution of soft-error sensitive-depth analysis by scanning two-photon absorption laser microscopy

Japanese Journal of Applied Physics ◽

10.35848/1347-4065/abb410 ◽

2020 ◽

Vol 59 (10) ◽

pp. 106501

Author(s):

Hiroaki Itsuji ◽

Daisuke Kobayashi ◽

Kazuyuki Hirose

Keyword(s):

Spatial Resolution ◽

Soft Error ◽

Photon Absorption ◽

Laser Microscopy ◽

Two Photon Absorption ◽

Two Photon ◽

Depth Analysis

Download Full-text

High-accuracy estimation of soft error rate using PHYSERD with circuit simulation

2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) ◽

10.1109/sispad.2014.6931634 ◽

2014 ◽

Cited By ~ 2

Author(s):

Takashi Kato ◽

Taiki Uemura ◽

Hideya Matsuyama

Keyword(s):

Error Rate ◽

Circuit Simulation ◽

High Accuracy ◽

Soft Error ◽

Accuracy Estimation ◽

Soft Error Rate

Download Full-text

Addressing Soft Error and Security Threats in DNNs Using Learning Driven Algorithmic Checks

2021 IEEE 27th International Symposium on On-Line Testing and Robust System Design (IOLTS) ◽

10.1109/iolts52814.2021.9486685 ◽

2021 ◽

Author(s):

Chandramouli Amarnath ◽

Md Imran Momtaz ◽

Abhijit Chatterjee

Keyword(s):

Soft Error ◽

Security Threats

Download Full-text

Soft Error Tolerant Quasi-Delay Insensitive Asynchronous Circuits: Advancements and Challenges

Soft Error Hardening for Asynchronous Circuits

Soft Error Tolerant Asynchronous Circuits Based on Dual Redundant Four State Logic

Design Asynchronous Circuits for Soft Error Tolerance

Design of Asynchronous Circuits on FPGAs for Soft Error Tolerance

Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits

Soft error in FPGA-implemented asynchronous circuits

Physical design algorithms for asynchronous circuits

Spatial resolution of soft-error sensitive-depth analysis by scanning two-photon absorption laser microscopy

High-accuracy estimation of soft error rate using PHYSERD with circuit simulation

Addressing Soft Error and Security Threats in DNNs Using Learning Driven Algorithmic Checks

Export Citation Format