A 65 nm 0.08-to-680 MHz Low-Power Synthesizable MDLL With Nested-Delay Cell and Background Static Phase Offset Calibration
2018 ◽
Vol 65
(3)
◽
pp. 281-285
◽
2009 ◽
Vol 19
(8)
◽
pp. 518-520
◽
2013 ◽
Vol 7
(3)
◽
pp. 159-168
◽
Keyword(s):
Keyword(s):
2017 ◽
Vol 52
(3)
◽
pp. 799-811
◽
Keyword(s):
2015 ◽
Vol 82
(3)
◽
pp. 705-718
◽