A 65 nm 0.08-to-680 MHz Low-Power Synthesizable MDLL With Nested-Delay Cell and Background Static Phase Offset Calibration

2018 ◽  
Vol 65 (3) ◽  
pp. 281-285 ◽  
Author(s):  
Dong-Jin Chang ◽  
Min-Jae Seo ◽  
Hyeok-Ki Hong ◽  
Seung-Tak Ryu
2013 ◽  
Vol 7 (3) ◽  
pp. 159-168 ◽  
Author(s):  
Sangjin Byun ◽  
Chung Hwan Son ◽  
Jongil Hwang ◽  
Byung‐Hun Min ◽  
Mun‐Yang Park ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document