Topology and Modulation Scheme for Three-Phase Three-Level Modified Z-Source Neutral-Point-Clamped Inverter

2019 ◽  
Vol 34 (11) ◽  
pp. 11014-11025 ◽  
Author(s):  
Anh-Vu Ho ◽  
Tae-Won Chun
Author(s):  
Davide Cittanti ◽  
Mattia Guacci ◽  
Spasoje Mirić ◽  
Radu Bojoi ◽  
Johann Walter Kolar

Abstract This paper analyzes the operation and characterizes the performance of a three-phase three-level (3-L) Sparse Neutral Point Clamped converter (SNPCC) for industrial variable speed drives (VSDs). The operating principle of the SNPCC, which advantageously employs a lower number of power transistors than a conventional 3-L inverter, is described in detail, focusing on the AC-side differential-mode and common-mode voltage formation and on the DC-side mid-point current generation processes. The degrees of freedom in the SNPCC modulation scheme are defined and several switching sequences are investigated. Afterwards, the stresses on the active and passive components (e.g. semiconductor losses, machine phase current ripple, DC-link capacitor RMS current, etc.) are calculated by analytical and/or numerical means, enabling a straightforward performance comparison among the identified switching sequences. The most suited modulation strategy for VSD applications is then selected and a chip area sizing procedure, aimed at minimizing the total semiconductor chip size, is applied to a 800V 7.5kW three-phase system. The performance limits of the designed SNPCC are evaluated and finally compared to the ones of conventional 2-L and 3-L solutions, highlighting the promising cost/performance trade-off of the analyzed topology.


Sign in / Sign up

Export Citation Format

Share Document