Efficient hardware controller synthesis for synchronous dataflow graph in system level design

2002 ◽  
Vol 10 (4) ◽  
pp. 423-428 ◽  
Author(s):  
Hyunuk Jung ◽  
Kangnyoung Lee ◽  
Soonhoi Ha
Keyword(s):  
Controller Synthesis ◽  
System Level ◽  
System Level Design ◽  
Dataflow Graph ◽  
Synchronous Dataflow ◽  
Level Design

Low-complexity SPICE Analog Behavioral Modeling of the ideal battery for system level design

2020 ◽  
Author(s):  
Ariel Jimenez ◽  
Natalia Morales ◽  
Carlos Paez ◽  
Arturo Fajardo ◽  
Gabriel Perilla
Keyword(s):  
Low Complexity ◽  
Behavioral Modeling ◽  
System Level ◽  
System Level Design ◽  
Level Design ◽  
The Ideal

A Case Study of FPGA Blokus Duo Solver by System-Level Design

2014 ◽  
Vol 42 (4) ◽  
pp. 57-62
Author(s):  
Yuki Ando ◽  
Masataka Ogawa ◽  
Yuya Mizoguchi ◽  
Kouta Kumagai ◽  
Miaw Torng-Der ◽  
...  
Keyword(s):  
System Level ◽  
System Level Design ◽  
Level Design
Sign in / Sign up

Export Citation Format

Share Document