An area-efficient 2 GB/s 256 Mb packet-based DRAM with daisy-chained redundancy scheme
Keyword(s):
2009 ◽
Vol E92-A
(3)
◽
pp. 890-899
2017 ◽
Vol 9
(3)
◽
pp. 216-221
Keyword(s):
Keyword(s):
Keyword(s):