Hardware network protocol stack design for FPGA-based FBG data transmission

Author(s):  
Q Wang ◽  
Z Xu ◽  
Q Liu ◽  
Q Huang ◽  
Z Li
2013 ◽  
Vol 738 ◽  
pp. 299-302
Author(s):  
Qiang Yi Xi

Nowadays, the traditional analog language lab is being replaced by the digital language lab, in which the transfer of data between the network and the terminal is realized through the standard network protocol and the data transmission quality has met the requirements in language training. However, how to utilize present resources and set up standard digital language labs needs more researching. This paper mainly deals with the materials selection and the construction of the digital language lab based on properties of electronic materials, and thus provides reference to set up more efficient and more effective language labs.


2012 ◽  
Vol 198-199 ◽  
pp. 1716-1719
Author(s):  
Jian Hua Li ◽  
Guo Cheng Wang ◽  
Meng Zhang ◽  
Yi Chen

This paper explains the importance of Ethernet communication in practical application, and designs an Ethernet communication soft-core based on FPGA. The soft-core proposed in this paper can implement data transmission and reception based on UDP Protocol stack. It can receive and unpack UDP protocol packet and extract the data out of the packet; it can also pack and send UDP protocol packet in preset length. The whole application is modeled in Verilog HDL. Experimental results show that the maximum frequency of proposed design is 100Mb/s, which is sufficient for most applications.


Author(s):  
Filippo Campagnaro ◽  
Federico Guerra ◽  
Paolo Casari ◽  
Roee Diamant ◽  
Michele Zorzi

Sign in / Sign up

Export Citation Format

Share Document