Low Power Testing of VLSI Circuits Using Test Vector Reordering

2014 ◽  
Vol 2 (4) ◽  
Author(s):  
A. M. Sudha
Sign in / Sign up

Export Citation Format

Share Document