IEEE Computer Society Annual Symposium on VLSI
Latest Publications

TOTAL DOCUMENTS

80

(FIVE YEARS 0)

H-INDEX

11

(FIVE YEARS 0)

Published By IEEE Comput. Soc

0769520979

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Suppression of jitter effects in A/D converters through sigma-delta sampling

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339518 ◽

2004 ◽

Author(s):

A. Strak ◽

H. Tenhunen

Keyword(s):

Download Full-text

The "4-diamond circuit" - a minimally complex nano-scale computational building block in QCA

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339501 ◽

2004 ◽

Author(s):

M.T. Niemier ◽

P.M. Kogge

Keyword(s):

Building Block ◽

Download Full-text

An efficient test vector ordering method for low power testing

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339559 ◽

2004 ◽

Author(s):

X. Kavousianos ◽

D. Bakalis ◽

M. Bellos ◽

D. Nikolos

Keyword(s):

Low Power ◽

Test Vector ◽

Low Power Testing ◽

Efficient Test ◽

Download Full-text

Behavioural scheduling to balance the bit-level computational effort

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339515 ◽

2004 ◽

Author(s):

M.C. Molina ◽

R. Ruiz-Sautua ◽

J.M. Mendias ◽

R. Hermida

Keyword(s):

Computational Effort

Download Full-text

FPGA placement and routing using particle swarm optimization

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339567 ◽

2004 ◽

Author(s):

V.G. Gudise ◽

G.K. Venayagamoorthy

Keyword(s):

Particle Swarm Optimization ◽

Particle Swarm ◽

Swarm Optimization ◽

Fpga Placement ◽

Placement And Routing

Download Full-text

Parallel programmable finite field GF (2/sup m/) multipliers

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339564 ◽

2004 ◽

Author(s):

N. Iliev ◽

J.E. Stine ◽

N. Jachimiec

Keyword(s):

Download Full-text

A configurable pipelined state machine as a hybrid ASIC and configurable architecture

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339551 ◽

2004 ◽

Author(s):

P. Zipf ◽

C. Stotzler ◽

M. Glesner

Keyword(s):

State Machine ◽

Configurable Architecture

Download Full-text

Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/threshold-logic approach

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339519 ◽

2004 ◽

Author(s):

P. Celinski ◽

S. Al-Sarawi ◽

D. Abbott ◽

S. Cotofana ◽

S. Vassiliadis

Keyword(s):

Threshold Logic ◽

Design Exploration ◽

Download Full-text

Autonomous buffer controller design for concurrent execution in block level pipelined dataflow

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339565 ◽

2004 ◽

Author(s):

M. Sadasivam ◽

Sangjin Hong

Keyword(s):

Controller Design ◽

Concurrent Execution ◽

Download Full-text

A high-level implementation of a high performance pipeline FFT on Virtex-E FPGAs

IEEE Computer Society Annual Symposium on VLSI ◽

10.1109/isvlsi.2004.1339538 ◽

2004 ◽

Author(s):

S. Sukhsawas ◽

K. Benkrid

Keyword(s):

High Performance ◽

Download Full-text