Chip Level Simulation of Substrate Noise Coupling and Interference in RF ICs with CMOS Digital Noise Emulator

2014 ◽  
Vol E97.C (6) ◽  
pp. 546-556
Author(s):  
Naoya AZUMA ◽  
Shunsuke SHIMAZAKI ◽  
Noriyuki MIURA ◽  
Makoto NAGATA ◽  
Tomomitsu KITAMURA ◽  
...  
Sign in / Sign up

Export Citation Format

Share Document