Chip Level Simulation of Substrate Noise Coupling and Interference in RF ICs with CMOS Digital Noise Emulator
2012 ◽
Vol E95-A
(2)
◽
pp. 430-438
◽
Keyword(s):
Keyword(s):
Keyword(s):