A 6.5 Gb/s Shared Bus Using Electromagnetic Connectors for Downsizing and Lightening Satellite Processor System

IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences ◽

10.1587/transfun.2021vlp0001 ◽

2021 ◽

Author(s):

Atsutake Kosuge ◽

Mototsugu Hamada ◽

Tadahiro Kuroda

Keyword(s):

Download Full-text

Contention Cognizant Scheduling of Task Graphs on Shared Bus based Heterogeneous Platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2021.3059569 ◽

2021 ◽

pp. 1-1

Author(s):

Sanjit Kumar Roy ◽

Rajesh Devaraj ◽

Arnab Sarkar

Keyword(s):

Heterogeneous Platforms ◽

Task Graphs ◽

Download Full-text

Design and implementation of an ABR server in a shared-bus ATM switch

Proceedings ISCC 2000. Fifth IEEE Symposium on Computers and Communications ◽

10.1109/iscc.2000.860665 ◽

2002 ◽

Author(s):

E. Zervanos ◽

G. Stassinopoulos

Keyword(s):

Design And Implementation ◽

Download Full-text

Experience with mean value analysis model for evaluating shared bus, throughput-oriented multiprocessors

Proceedings of the 1991 ACM SIGMETRICS conference on Measurement and modeling of computer systems - SIGMETRICS '91 ◽

10.1145/107971.107982 ◽

1991 ◽

Author(s):

Mee-Chow Chiang ◽

Gurindar S. Sohi

Keyword(s):

Analysis Model ◽

Value Analysis ◽

Mean Value Analysis ◽

Download Full-text

Shared-Bus and Shared-Memory-Based Switch/Router Architectures

Switch/Router Architectures ◽

10.1002/9781119486220.ch3 ◽

2018 ◽

pp. 43-60 ◽

Keyword(s):

Shared Memory ◽

Download Full-text

Communication strategies for shared-bus embedded multiprocessors

Proceedings of the 5th ACM international conference on Embedded software - EMSOFT '05 ◽

10.1145/1086228.1086233 ◽

2005 ◽

Author(s):

Neal K. Bambha ◽

Shuvra S. Bhattacharyya

Keyword(s):

Communication Strategies ◽

Download Full-text

Dynamic Lottery Bus Arbiter for Shared Bus System on Chip: A Design Approach with VHDL

2008 First International Conference on Emerging Trends in Engineering and Technology ◽

10.1109/icetet.2008.193 ◽

2008 ◽

Author(s):

Neeta Doifode ◽

Dinesh Padole ◽

Preeti Bajaj

Keyword(s):

System On Chip ◽

Design Approach ◽

On Chip ◽

Download Full-text

Various arbitration algorithm for on-chip(AMBA) shared bus multi-processor SoC

2016 IEEE Students' Conference on Electrical, Electronics and Computer Science (SCEECS) ◽

10.1109/sceecs.2016.7509330 ◽

2016 ◽

Author(s):

Anurag Shrivastava ◽

Sudhir Kumar Sharma

Keyword(s):

On Chip ◽

Download Full-text

Memory interference in multimicroprocessor systems with a time-shared bus

IEE Proceedings E Computers and Digital Techniques ◽

10.1049/ip-e.1984.0010 ◽

1984 ◽

Vol 131 (2) ◽

pp. 61 ◽

Author(s):

P.A. Grasso ◽

T.S. Dillon ◽

K.E. Forward

Keyword(s):

Memory Interference ◽

Download Full-text

Impact of bus arbitration on the schedulability of real-time shared-bus multiprocessors

Proceedings of TENCON'94 - 1994 IEEE Region 10's 9th Annual International Conference on: 'Frontiers of Computer Technology' ◽

10.1109/tencon.1994.369230 ◽

2002 ◽

Author(s):

Chang Yeol Choi ◽

Heonshik Shin

Keyword(s):

Real Time ◽

Bus Arbitration ◽

Download Full-text

High-Speed Performance Evaluation of a Large-Scale Shared-Bus Digital System

Electronics and Communications in Japan ◽

10.1002/ecj.11743 ◽

2015 ◽

Vol 98 (10) ◽

pp. 57-66 ◽

Author(s):

MASAFUMI KONDO ◽

TOMOYUKI YOKOGAWA ◽

YOICHIRO SATO ◽

KAZUTAMI ARIMOTO

Keyword(s):

Performance Evaluation ◽

Large Scale ◽

Digital System ◽

Speed Performance ◽

Download Full-text