An Analysis of a Symmetric Circuit Topology for Ultra-Low Power Voltage Scaling in Deep Nanoscale CMOS
Keyword(s):
2013 ◽
Vol 43
(2)
◽
pp. 233-252
◽
Keyword(s):
Keyword(s):
2011 ◽
Vol 58
(9)
◽
pp. 2189-2200
◽