Addressing Package Voids on Extremely Small Leadframe Device
Keyword(s):
The paper focused in addressing the package voids defect of a semiconductor device utilizing an extremely small leadframe technology. Potential risk analysis and pareto diagram were completed to identify the top reject contributors and eventually come-up with the robust solution. A comprehensive design of experiments (DOE) was completed and solution validation was performed to formulate the effective corrective actions. Results revealed that package voids were addressed by optimizing the molding process focusing on the molding temperature and curing time. A significant improvement of 95 % for package voids reduction was achieved. For future works, the parameters and learnings could be used on devices with similar configuration.
Keyword(s):
Keyword(s):
2000 ◽
Vol 24
(2-7)
◽
pp. 721-727
◽
2004 ◽
Vol 10
(1)
◽
pp. 47-54
◽