IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

076952365x

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Sensing Design Issues in Deep Submicron CMOS SRAMs

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.67 ◽

2005 ◽

Cited By ~ 4

Author(s):

A. Natarajan ◽

V. Shankar ◽

A. Maheshwari ◽

W. Burleson

Keyword(s):

Deep Submicron ◽

Design Issues ◽

Submicron Cmos

Download Full-text

409ps 4.7 FO4 64b Adder Based on Output Prediction Logic in 0.18um CMOS

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.2 ◽

2005 ◽

Author(s):

Sheng Sun ◽

Yi Han ◽

Xinyu Guo ◽

Kian Haur Chong ◽

L. McMurchie ◽

...

Keyword(s):

Prediction Logic ◽

Output Prediction Logic

Download Full-text

Design and Implementation of FPGA Router for Efficient Utilization of Heterogeneous Routing Resources

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.26 ◽

2005 ◽

Cited By ~ 4

Author(s):

D. Rautela ◽

R. Katti

Keyword(s):

Efficient Utilization ◽

Design And Implementation

Download Full-text

eWatch: Context Sensitive System Design Case Study

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.31 ◽

2005 ◽

Cited By ~ 7

Author(s):

A. Smailagic ◽

D.P. Siewiorek ◽

U. Maurer ◽

A. Rowe ◽

K.P. Tang

Keyword(s):

System Design ◽

Context Sensitive ◽

Design Case ◽

Design Case Study

Download Full-text

Increasing Data TLB Resilience to Transient Errors

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.43 ◽

2005 ◽

Author(s):

Feihui Li ◽

M. Kandemir

Keyword(s):

Transient Errors

Download Full-text

On Reducing Peak Current and Power during Test

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.53 ◽

2005 ◽

Cited By ~ 41

Author(s):

Wei Li ◽

S.M. Reddy ◽

I. Pomeranz

Keyword(s):

Peak Current

Download Full-text

System Level Methodology for Programming CMP Based Multi-Threaded Network Processor Architectures

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.71 ◽

2005 ◽

Cited By ~ 9

Author(s):

V. Ramamurthi ◽

J. McCollum ◽

C. Ostler ◽

K.S. Chatha

Keyword(s):

Network Processor ◽

System Level ◽

Processor Architectures

Download Full-text

Towards Integration of Quadratic Placement and Pin Assignment

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.73 ◽

2005 ◽

Cited By ~ 6

Author(s):

J. Westra ◽

P. Groeneveld

Download Full-text

Two-Phase Resonant Clock Distribution

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.74 ◽

2005 ◽

Cited By ~ 5

Author(s):

J.-Y. Chueh ◽

M.C. Papaefthymiou ◽

C.H. Ziesler

Keyword(s):

Clock Distribution ◽

Two Phase ◽

Resonant Clock

Download Full-text

A High Performance Hybrid Wave-Pipelined Multiplier

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05) ◽

10.1109/isvlsi.2005.7 ◽

2005 ◽

Cited By ~ 3

Author(s):

S.B. Tatapudi ◽

J.G. Delgado-Frias

Keyword(s):

High Performance ◽

Hybrid Wave ◽

Pipelined Multiplier

Download Full-text

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Sensing Design Issues in Deep Submicron CMOS SRAMs

409ps 4.7 FO4 64b Adder Based on Output Prediction Logic in 0.18um CMOS

Design and Implementation of FPGA Router for Efficient Utilization of Heterogeneous Routing Resources

eWatch: Context Sensitive System Design Case Study

Increasing Data TLB Resilience to Transient Errors

On Reducing Peak Current and Power during Test

System Level Methodology for Programming CMP Based Multi-Threaded Network Processor Architectures

Towards Integration of Quadratic Placement and Pin Assignment

Two-Phase Resonant Clock Distribution

A High Performance Hybrid Wave-Pipelined Multiplier

IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05)
Latest Publications