1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0780347668

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Front-end CMOS chipset for fiber-based gigabit Ethernet

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688079 ◽

2002 ◽

Cited By ~ 4

Author(s):

Ty Yoon ◽

B. Jalali

Keyword(s):

Gigabit Ethernet ◽

Front End

Download Full-text

A new contact programming ROM architecture for digital signal processor

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688044 ◽

2002 ◽

Cited By ~ 14

Author(s):

H. Takahashi ◽

S. Muramatsu ◽

M. Itoigawa

Keyword(s):

Digital Signal Processor ◽

Digital Signal ◽

Signal Processor

Download Full-text

A sophisticated bit-by-bit verifying scheme for NAND EEPROMs

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688098 ◽

2002 ◽

Author(s):

K. Sakui ◽

K. Kanda ◽

H. Nakamura ◽

K. Imamiya ◽

J. Miyamoto

Download Full-text

Analysis and optimization of accumulation-mode varactor for RF ICs

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.687993 ◽

2002 ◽

Cited By ~ 80

Author(s):

T. Soorapanth ◽

C.P. Yue ◽

D.K. Shaeffer ◽

T.I. Lee ◽

S.S. Wong

Keyword(s):

Accumulation Mode ◽

Rf Ics

Download Full-text

A 3 V GSM baseband transmitter

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688023 ◽

2002 ◽

Cited By ~ 1

Author(s):

C.S. Wong

Download Full-text

A 0.8 μm CMOS 350 MHz quadrature direct digital frequency synthesizer with integrated D/A converters

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688001 ◽

2002 ◽

Cited By ~ 1

Author(s):

A. Edman ◽

A. Bjorklid ◽

I. Soderquist

Keyword(s):

Frequency Synthesizer ◽

Digital Frequency ◽

Direct Digital Frequency Synthesizer

Download Full-text

A compact ring delay line for high speed synchronous DRAM

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688003 ◽

2002 ◽

Author(s):

Seong-Jin Jang ◽

Seong-Ho Han ◽

Chang-Sun Kim ◽

Young-Hyun Jun ◽

Hoi-Jun Yoo

Keyword(s):

High Speed ◽

Delay Line ◽

Compact Ring

Download Full-text

Superharmonic injection locked oscillators as low power frequency dividers

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688031 ◽

2002 ◽

Cited By ~ 25

Author(s):

H.R. Rategh ◽

T.H. Lee

Keyword(s):

Low Power ◽

Frequency Dividers ◽

Power Frequency ◽

Injection Locked Oscillators

Download Full-text

A 42.5 mm/sup 2/ 1 Mb nonvolatile ferroelectric memory utilizing advanced architecture for enhanced reliability

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688101 ◽

2002 ◽

Cited By ~ 2

Author(s):

W. Kraus ◽

L. Lehman ◽

D. Wilson ◽

T. Yamazaki ◽

C. Ohno ◽

...

Keyword(s):

Ferroelectric Memory

Download Full-text

A 480 MHz 11 mW PR4 Viterbi detector and margin circuit in 0.25 μm CMOS

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) ◽

10.1109/vlsic.1998.688040 ◽

2002 ◽

Author(s):

L.E. Thon

Keyword(s):

Viterbi Detector

Download Full-text

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Front-end CMOS chipset for fiber-based gigabit Ethernet

A new contact programming ROM architecture for digital signal processor

A sophisticated bit-by-bit verifying scheme for NAND EEPROMs

Analysis and optimization of accumulation-mode varactor for RF ICs

A 3 V GSM baseband transmitter

A 0.8 μm CMOS 350 MHz quadrature direct digital frequency synthesizer with integrated D/A converters

A compact ring delay line for high speed synchronous DRAM

Superharmonic injection locked oscillators as low power frequency dividers

A 42.5 mm/sup 2/ 1 Mb nonvolatile ferroelectric memory utilizing advanced architecture for enhanced reliability

A 480 MHz 11 mW PR4 Viterbi detector and margin circuit in 0.25 μm CMOS

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215)
Latest Publications