2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781467344357, 9781467344364

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A 180 MHz direct access read 4.6Mb embedded flash in 90nm technology operating under wide range power supply from 2.1V to 3.6V

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533858 ◽

2013 ◽

Author(s):

Hung-Chang Yu ◽

Ku-Feng Lin ◽

Kai-Chun Lin ◽

Yu-Der Chih ◽

S. Natarajan

Keyword(s):

Power Supply ◽

Direct Access ◽

Wide Range ◽

Embedded Flash

Download Full-text

A versatile data cache for trace buffer support

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533821 ◽

2013 ◽

Author(s):

Chun-Hung Lai ◽

Yun-Chung Yang ◽

Ing-Jer Huang

Keyword(s):

Data Cache

Download Full-text

Hybrid path-diversity-aware adaptive routing with latency prediction model in Network-on-Chip systems

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533884 ◽

2013 ◽

Cited By ~ 5

Author(s):

Po-An Tsai ◽

Yu-Hsin Kuo ◽

En-Jui Chang ◽

Hsien-Kai Hsin ◽

An-Yeu Wu

Keyword(s):

Prediction Model ◽

Adaptive Routing ◽

Network On Chip ◽

Path Diversity ◽

On Chip

Download Full-text

Analysis of the leakage effect in a pipelined ADC with nanoscale CMOS technologies

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533874 ◽

2013 ◽

Author(s):

Chin-Yu Lin ◽

Yen-Chuan Huang ◽

Tai-Cheng Lee

Keyword(s):

Pipelined Adc ◽

Nanoscale Cmos ◽

Leakage Effect

Download Full-text

A 0.5V/1.0V fast lock-in ADPLL for DVFS battery-powered devices

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533868 ◽

2013 ◽

Cited By ~ 2

Author(s):

Ching-Che Chung ◽

Duo Sheng ◽

Wei-Siang Su

Keyword(s):

Lock In

Download Full-text

Timing-aware clock gating of pulsed-latch circuits for low power design

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533819 ◽

2013 ◽

Author(s):

Zong-Han Yang ◽

Tsung-Yi Ho

Keyword(s):

Low Power ◽

Low Power Design ◽

Clock Gating

Download Full-text

A real-time parallel scalable video encoder for multimedia streaming systems

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533845 ◽

2013 ◽

Cited By ~ 2

Author(s):

Guo-An Jian ◽

Jui-Sheng Lee ◽

Kheng-Joo Tan ◽

Peng-Sheng Chen ◽

Jiun-In Guo

Keyword(s):

Real Time ◽

Multimedia Streaming ◽

Scalable Video ◽

Video Encoder ◽

Streaming Systems

Download Full-text

An efficient deadlock-free multicast routing algorithm for mesh-based networks-on-chip

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533824 ◽

2013 ◽

Author(s):

Kuen-Jong Lee ◽

Chin-Yao Chang ◽

Hung-Yang Yang

Keyword(s):

Multicast Routing ◽

Routing Algorithm ◽

Networks On Chip ◽

On Chip ◽

Multicast Routing Algorithm

Download Full-text

A 1V 14kfps smart CMOS imager with tracking and edge-detection modes for biomedical monitoring

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533834 ◽

2013 ◽

Cited By ~ 1

Author(s):

Chin Yin ◽

Chih-Cheng Hsieh

Keyword(s):

Edge Detection ◽

Biomedical Monitoring ◽

Cmos Imager

Download Full-text

Creating options for 3D-SIC testing

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT) ◽

10.1109/vldi-dat.2013.6533800 ◽

2013 ◽

Cited By ~ 2

Author(s):

E. J. Marinissen

Download Full-text

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A 180 MHz direct access read 4.6Mb embedded flash in 90nm technology operating under wide range power supply from 2.1V to 3.6V

A versatile data cache for trace buffer support

Hybrid path-diversity-aware adaptive routing with latency prediction model in Network-on-Chip systems

Analysis of the leakage effect in a pipelined ADC with nanoscale CMOS technologies

A 0.5V/1.0V fast lock-in ADPLL for DVFS battery-powered devices

Timing-aware clock gating of pulsed-latch circuits for low power design

A real-time parallel scalable video encoder for multimedia streaming systems

An efficient deadlock-free multicast routing algorithm for mesh-based networks-on-chip

A 1V 14kfps smart CMOS imager with tracking and edge-detection modes for biomedical monitoring

Creating options for 3D-SIC testing

2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT)
Latest Publications