ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Probabilistic Verification for Reliability of a Two-by-Two Network-on-Chip System
Mapping Intimacies
◽
10.1007/978-3-030-85248-1_16
◽
2021
◽
pp. 232-248
Author(s):
Riley Roberts
◽
Benjamin Lewis
◽
Arnd Hartmanns
◽
Prabal Basu
◽
Sanghamitra Roy
◽
...
Keyword(s):
Network On Chip
◽
Probabilistic Verification
◽
On Chip
Download Full-text
Related Documents
Cited By
References
Probabilistic Verification for Reliable Network-on-Chip System Design
Formal Methods for Industrial Critical Systems - Lecture Notes in Computer Science
◽
10.1007/978-3-030-27008-7_7
◽
2019
◽
pp. 110-126
Author(s):
Benjamin Lewis
◽
Arnd Hartmanns
◽
Prabal Basu
◽
Rajesh Jayashankara Shridevi
◽
Koushik Chakraborty
◽
...
Keyword(s):
System Design
◽
Network On Chip
◽
Probabilistic Verification
◽
On Chip
Download Full-text
Real Time Network on Chip (NOC) Architecture with CDMA Techniques with Audio Decoders
Oct. 17-19, 2017 Dubai (UAE)
◽
10.15242/dirpub.dir1017020
◽
2018
◽
Keyword(s):
Real Time
◽
Network On Chip
◽
On Chip
Download Full-text
A congestion-aware routing algorithm for simplified mesh-of-tree architecture in network-on-chip designs
Artificial Intelligence and Industrial Application
◽
10.2495/aiia140551
◽
2015
◽
Author(s):
J. Fang
◽
L. Yu
◽
Z. Y. Leng
Keyword(s):
Routing Algorithm
◽
Network On Chip
◽
Tree Architecture
◽
On Chip
◽
Congestion Aware
Download Full-text
VLSI Design Of Low Energy Modeling For Network On Chip (NoC) Applications
i-manager’s Journal on Electronics Engineering
◽
10.26634/jele.5.1.3320
◽
2014
◽
Vol 5
(1)
◽
pp. 27-32
Author(s):
Jeeva Anusha
◽
◽
V. Thrimurthulu
◽
Keyword(s):
Vlsi Design
◽
Network On Chip
◽
Energy Modeling
◽
Low Energy
◽
On Chip
Download Full-text
Pre-allocated Path Based Low Latency Router Architecture for Network-on-chip
JOURNAL OF ELECTRONICS INFORMATION TECHNOLOGY
◽
10.3724/sp.j.1146.2012.00654
◽
2014
◽
Vol 35
(2)
◽
pp. 341-346
Author(s):
Xiao-fu Zheng
◽
Hua-xi Gu
◽
Yin-tang Yang
◽
Zhong-fan Huang
Keyword(s):
Network On Chip
◽
Low Latency
◽
Router Architecture
◽
On Chip
Download Full-text
Example Antenna and Link Performance for Wireless Network on Chip Applications
12th European Conference on Antennas and Propagation (EuCAP 2018)
◽
10.1049/cp.2018.0956
◽
2018
◽
Author(s):
W. Rayess
◽
D.W. Matolak
Keyword(s):
Wireless Network
◽
Network On Chip
◽
Link Performance
◽
On Chip
Download Full-text
An optimized path-setup method for mesh based Optical Network on Chip
2015 14th International Conference on Optical Communications and Networks (ICOCN)
◽
10.1109/icocn.2015.7203619
◽
2015
◽
Author(s):
Wei Tan
◽
Bowen Zhang
◽
Huaxi Gu
◽
Zheng Chen
Keyword(s):
Optical Network
◽
Network On Chip
◽
On Chip
Download Full-text
A Novel Scheme to Map Convolutional Networks to Network-on-Chip with Computing-In-Memory Nodes
2020 International SoC Design Conference (ISOCC)
◽
10.1109/isocc50952.2020.9332940
◽
2020
◽
Author(s):
Jiayi Liu
◽
Kejie Huang
Keyword(s):
Network On Chip
◽
Convolutional Networks
◽
On Chip
Download Full-text
On the Cooperative Relaying Strategies for Multi-Core Wireless Network-on-Chip
IEEE Access
◽
10.1109/access.2021.3049770
◽
2021
◽
pp. 1-1
Author(s):
Quoc-Tuan Vien
◽
Michael Opoku Agyeman
◽
Mallik Tatipamula
◽
Huan X. Nguyen
Keyword(s):
Wireless Network
◽
Network On Chip
◽
Cooperative Relaying
◽
On Chip
◽
Relaying Strategies
Download Full-text
An accurate and efficient performance analysis approach based on queuing model for Network on Chip
Proceedings of the 2009 International Conference on Computer-Aided Design - ICCAD '09
◽
10.1145/1687399.1687505
◽
2009
◽
Cited By ~ 12
Author(s):
Mingche Lai
◽
Lei Gao
◽
Nong Xiao
◽
Zhiying Wang
Keyword(s):
Performance Analysis
◽
Network On Chip
◽
Analysis Approach
◽
Queuing Model
◽
Efficient Performance
◽
On Chip
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close