Low-Voltage CMOS Log Companding Analog Design

Low-Voltage Analog Design Considerations

Design of Low-Voltage, Low-Power Operational Amplifier Cells ◽

10.1007/978-1-4757-2489-9_2 ◽

1996 ◽

pp. 5-18 ◽

Cited By ~ 2

Author(s):

Ron Hogervorst ◽

Johan H. Huijsing

Keyword(s):

Low Voltage ◽

Analog Design ◽

Design Considerations

Download Full-text

Self Cascode: A Promising Low Voltage Analog Design Technique

IETE Journal of Education ◽

10.1080/09747338.2009.10876056 ◽

2009 ◽

Vol 50 (2) ◽

pp. 73-83 ◽

Cited By ~ 6

Author(s):

Jasdeep Kaur ◽

Nupur Prakash ◽

S.S. Rajput

Keyword(s):

Low Voltage ◽

Analog Design ◽

Design Technique ◽

Self Cascode

Download Full-text

Analog Design Considerations For Independently Driven Double Gate MOSfets And Their Application in a Low-Voltage OTA

2007 14th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2007.4510964 ◽

2007 ◽

Cited By ~ 4

Author(s):

P. Freitas ◽

G. Billiot ◽

H. Lapuyade ◽

J.B. Begueret

Keyword(s):

Low Voltage ◽

Analog Design ◽

Double Gate ◽

Design Considerations

Download Full-text

Low Voltage Analog Design

Power Aware Design Methodologies ◽

10.1007/0-306-48139-1_5 ◽

2006 ◽

pp. 121-149 ◽

Cited By ~ 1

Author(s):

K. Uyttenhove ◽

M. Steyaert

Keyword(s):

Low Voltage ◽

Analog Design

Download Full-text

Analog design for reuse-case study: very low-voltage ΔΣ modulator

Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001 ◽

10.1109/date.2001.915049 ◽

2002 ◽

Cited By ~ 1

Author(s):

M. Dessouky ◽

A. Kaiser ◽

M.-M. Louerai ◽

A. Greiner

Keyword(s):

Low Voltage ◽

Analog Design ◽

Design For Reuse

Download Full-text

Low-voltage CMOS log companding analog design; Francisco Sera-Graells, Andoracion Rueda, Jose L. Huertas. Kluwer Academic Publishers, Boston; 2003. Hardcover, pp. 192, plus XXV, 117 euro. ISBN 1-4020-7445-X

Microelectronics Reliability ◽

10.1016/j.microrel.2004.06.003 ◽

2004 ◽

Vol 44 (12) ◽

pp. 2033-2034

Author(s):

Mile Stojcev

Keyword(s):

Low Voltage ◽

Analog Design

Download Full-text

Novel clocked semi-floating-gate differential transconductance amplifer for ultra-low voltage analog design

2011 IEEE 9th International New Circuits and systems conference ◽

10.1109/newcas.2011.5981311 ◽

2011 ◽

Cited By ~ 1

Author(s):

Y. Berg

Keyword(s):

Low Voltage ◽

Floating Gate ◽

Analog Design

Download Full-text

Reliable Circuit Techniques for Low-Voltage Analog Design in Deep Submicron Standard CMOS: A Tutorial

Analog Integrated Circuits and Signal Processing ◽

10.1023/b:alog.0000016641.83563.96 ◽

2004 ◽

Vol 39 (1) ◽

pp. 21-38 ◽

Cited By ~ 43

Author(s):

Christian Jésus B. Fayomi ◽

Mohamad Sawan ◽

Gordon W. Roberts

Keyword(s):

Low Voltage ◽

Deep Submicron ◽

Analog Design ◽

Circuit Techniques

Download Full-text

Ultra-Low Voltage Analog Design Techniques for Nanoscale CMOS Technologies

2005 IEEE Conference on Electron Devices and Solid-State Circuits ◽

10.1109/edssc.2005.1635192 ◽

2006 ◽

Cited By ~ 8

Author(s):

P. Kinget ◽

S. Chatterjee ◽

Y. Tsividis

Keyword(s):

Low Voltage ◽

Analog Design ◽

Nanoscale Cmos ◽

Design Techniques

Download Full-text

SINH-DOMAIN UNIVERSAL BIQUAD FILTERS

Journal of Circuits System and Computers ◽

10.1142/s0218126614501345 ◽

2014 ◽

Vol 23 (09) ◽

pp. 1450134

Author(s):

CHRISOSTOMOS KASIMIS ◽

COSTAS PSYCHALINOS

Keyword(s):

Signal Processing ◽

Resonance Frequency ◽

Low Voltage ◽

Current Mode ◽

Analog Design ◽

Q Factor ◽

Mos Transistors ◽

Design Environment

A family of current-mode universal biquad filters, realized using the concept of Sinh-Domain signal processing, is introduced in this paper. Both of them have the capability for operating in a low-voltage environment and, also, for orthogonal electronic adjustment between the resonance frequency and Q factor. Employing MOS transistors models from the AMS 0.35 μm process, the performance of the proposed topologies has been evaluated by exploiting the analog design environment of Cadence software.

Download Full-text