scholarly journals A segmentation layout guarding technique to mitigate parasitic capacitance of integrated resistors

2017 ◽  
Vol 93 (2) ◽  
pp. 237-243 ◽  
Author(s):  
Zhijun Zhou ◽  
Paul Warr
Sign in / Sign up

Export Citation Format

Share Document