A 3.25 GS/s 4-Tap analog FIR filter design with coefficient control using 6-bit split-capacitor DAC as a tunable coefficient multiplier

Author(s):  
Shinwoong Park ◽  
Dongseok Shin ◽  
Kwang-jin Koh ◽  
Sanjay Raman
Sign in / Sign up

Export Citation Format

Share Document