Next generation I/O power delivery design through SIPD co-analysis & comprehensive platform validation

Author(s):  
Yee Hung See Tau ◽  
Marcus Chan

2010 ◽  
Vol 2010 (DPC) ◽  
pp. 001486-001513
Author(s):  
Jon Aday ◽  
Nozad Karim ◽  
Mike Devita ◽  
Steven Lee

There are 2 primary drivers for advanced substrate technologies to support the next generation of products. One driver is silicon designs which are shifting to 20–40 GBit applications. The band width of these products are requiring advanced materials, and designs which use much thinner cores making routing and manufacturing of these packages easier. The second driver is the move more advanced silicon nodes which also drives the importance for much better power delivery. Coreless substrates enable both of these applications by eliminating the core layer which enables much finner via pitchs to route signals and power/gnd planes. The thinness also reduces the bandwidth used up by the substrate which also enables better electrical performance. This paper will focus on the electrical drivers including simulation to support the structure, flip chip assembly of the package as well as the reliability data associated with the assembly.







2004 ◽  
Vol 171 (4S) ◽  
pp. 389-389
Author(s):  
Manoj Monga ◽  
Ramakrishna Venkatesh ◽  
Sara Best ◽  
Caroline D. Ames ◽  
Courtney Lee ◽  
...  




1996 ◽  
Vol 41 (1) ◽  
pp. 52-53
Author(s):  
Lisa C. McGuire
Keyword(s):  


Sign in / Sign up

Export Citation Format

Share Document