High speed low power architecture for memory management in a Viterbi decoder
Keyword(s):
2016 ◽
Vol 5
(1)
◽
pp. 55-58
2012 ◽
Vol 20
(4)
◽
pp. 755-759
◽
Keyword(s):
2006 ◽
Vol 16
(9)
◽
pp. 1153-1163
◽