A high-resolution Time-to-Digital Converter based on parallel delay elements

2012 IEEE International Symposium on Circuits and Systems ◽

10.1109/iscas.2012.6271992 ◽

2012 ◽

Author(s):

Chen Yao ◽

Fredrik Jonsson ◽

Jian Chen ◽

Li-Rong Zheng

Keyword(s):

High Resolution ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter ◽

Download Full-text

A high resolution time-to-digital converter on FPGA for Time-Correlated Single Photon Counting

2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS) ◽

10.1109/mwscas.2012.6292166 ◽

2012 ◽

Author(s):

Qiuchen Yuan ◽

Bowei Zhang ◽

Jerry Wu ◽

Mona E. Zaghloul

Keyword(s):

High Resolution ◽

Single Photon ◽

Photon Counting ◽

Digital Converter ◽

Resolution Time ◽

Single Photon Counting ◽

Time To Digital Converter

Download Full-text

A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)

2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) ◽

10.1109/mwscas.2017.8053013 ◽

2017 ◽

Author(s):

Tingbing Ouyang ◽

Bo Wang ◽

Lizhao Gao ◽

Jiangtao Gu ◽

Chao Zhang

Keyword(s):

High Resolution ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter

Download Full-text

FPGA Based High Resolution Time to Digital Converter

Harnessing VLSI System Design with EDA Tools ◽

10.1007/978-94-007-1864-7_5 ◽

2011 ◽

pp. 127-146 ◽

Author(s):

Rajanish K. Kamat ◽

Santosh A. Shinde ◽

Pawan K. Gaikwad ◽

Hansraj Guhilot

Keyword(s):

High Resolution ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter

Download Full-text

High resolution time-to-digital converter using low resources FPGA for time-of-flight measurement

Microelectronics Journal ◽

10.1016/j.mejo.2020.104822 ◽

2020 ◽

Vol 101 ◽

pp. 104822

Author(s):

Safwat M. Ramzy ◽

Khadiga Hares

Keyword(s):

High Resolution ◽

Time Of Flight ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter ◽

Flight Measurement

Download Full-text

A high resolution time-to-digital converter using two-level vernier delay line technique

2007 IEEE Nuclear Science Symposium Conference Record ◽

10.1109/nssmic.2007.4436330 ◽

2007 ◽

Author(s):

G. H. Li ◽

H. P. Chou

Keyword(s):

High Resolution ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter

Download Full-text

A wide-range, high-resolution time to digital converter using a three-level structure

2017 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS) ◽

10.1109/edaps.2017.8276914 ◽

2017 ◽

Author(s):

Mei Jiang ◽

Yanzhe He

Keyword(s):

High Resolution ◽

Level Structure ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter ◽

Download Full-text

Implementation of Integrating a High Resolution Time-to-Digital Converter with an Embedded Processor System on Low-Cost FPGA

2019 International SoC Design Conference (ISOCC) ◽

10.1109/isocc47750.2019.9027738 ◽

2019 ◽

Author(s):

Wei-Da Chen ◽

You-Chen Zhang ◽

Hui-Yu Liang

Keyword(s):

High Resolution ◽

Low Cost ◽

Digital Converter ◽

Resolution Time ◽

Embedded Processor ◽

Time To Digital Converter

Download Full-text

Impact of Radiation-Induced Single-Event Transients on High Resolution Time to Digital Converter

2015 15th European Conference on Radiation and Its Effects on Components and Systems (RADECS) ◽

10.1109/radecs.2015.7365620 ◽

2015 ◽

Author(s):

S. Balaji ◽

S. Ramasamy

Keyword(s):

High Resolution ◽

Single Event ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter ◽

Single Event Transients ◽

Radiation Induced

Download Full-text

Design of a high-resolution Time-to-Digital converter chip

2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) ◽

10.1109/icsict.2016.7999080 ◽

2016 ◽

Author(s):

Anping Jiang ◽

Yanbo Niu ◽

Xiao Guo ◽

Guicai Hu ◽

Xiaojing Wu

Keyword(s):

High Resolution ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter

Download Full-text

A new high-resolution Time-to-Digital Converter concept based on a 128 stage 0.35 µm CMOS delay generator

2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference ◽

10.1109/newcas.2009.5290425 ◽

2009 ◽

Author(s):

Martin Zlatanski ◽

Wilfried Uhring ◽

Jean-Pierre Le Normand ◽

Virginie Zint

Keyword(s):

High Resolution ◽

Digital Converter ◽

Resolution Time ◽

Time To Digital Converter ◽

Delay Generator

Download Full-text