Performance verification of a 12-Bit, 25Msps, successive approximation register analogue-to-digital converter on 65nm CMOS

Author(s):  
Maurice Egan ◽  
Ciaran MacNamee ◽  
Tony Scanlan
Sign in / Sign up

Export Citation Format

Share Document