An 8-bit 20 MS/s Successive Approximation Register Analog-to-digital Converter with Low Input Capacitance

Author(s):  
Jhin-Fang Huang ◽  
Jin-Yu Wen ◽  
Cheng-Ku Hsieh
Sign in / Sign up

Export Citation Format

Share Document