ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
A dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture
1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278)
◽
10.1109/isscc.1999.759297
◽
2003
◽
Cited By ~ 37
Author(s):
T. Fujii
◽
K.-i. Furuta
◽
M. Motomura
◽
M. Nomura
◽
M. Mizuno
◽
...
Keyword(s):
Reconfigurable Logic
◽
Dynamically Reconfigurable
◽
Cell Architecture
◽
Multi Mode
Download Full-text
Related Documents
Cited By
References
Plastic cell architecture: A dynamically reconfigurable hardware-based computer
Lecture Notes in Computer Science - Parallel and Distributed Processing
◽
10.1007/bfb0097953
◽
1999
◽
pp. 679-687
◽
Cited By ~ 6
Author(s):
Hiroshi Nakada
◽
Kiyoshi Oguri
◽
Norbert Imlig
◽
Minoru Inamori
◽
Ryusuke Koniski
◽
...
Keyword(s):
Reconfigurable Hardware
◽
Dynamically Reconfigurable
◽
Cell Architecture
Download Full-text
Architectural synthesis techniques for dynamically reconfigurable logic
Lecture Notes in Computer Science - Field-Programmable Logic Smart Applications, New Paradigms and Compilers
◽
10.1007/3-540-61730-2_31
◽
1996
◽
pp. 290-296
◽
Cited By ~ 12
Author(s):
Milan Vasilko
◽
Djamel Ait-Boudaoud
Keyword(s):
Reconfigurable Logic
◽
Dynamically Reconfigurable
◽
Synthesis Techniques
◽
Architectural Synthesis
Download Full-text
Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic
Field-Programmable Logic and Applications - Lecture Notes in Computer Science
◽
10.1007/3-540-63465-7_223
◽
1997
◽
pp. 183-192
◽
Cited By ~ 7
Author(s):
Patrick Lysaght
Keyword(s):
Expert System
◽
A Priori
◽
Reconfigurable Logic
◽
Dynamically Reconfigurable
◽
A Priori Estimation
Download Full-text
Dynamically reconfigurable logic LSI-PCA-1
2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)
◽
10.1109/vlsic.2001.934208
◽
2002
◽
Cited By ~ 2
Author(s):
H. Ito
◽
R. Konishi
◽
H. Nakada
◽
K. Oguri
◽
A. Nagoya
◽
...
Keyword(s):
Reconfigurable Logic
◽
Dynamically Reconfigurable
Download Full-text
Design of multi-mode SSR signal simulation device based on dynamically reconfigurable FPGA with on-chip digital modulation
IEEE 2011 10th International Conference on Electronic Measurement & Instruments
◽
10.1109/icemi.2011.6037695
◽
2011
◽
Cited By ~ 1
Author(s):
Zhang Peng
◽
Wang Houjun
◽
Li Li
Keyword(s):
Digital Modulation
◽
Dynamically Reconfigurable
◽
Signal Simulation
◽
On Chip
◽
Multi Mode
Download Full-text
Prototyping environment for dynamically reconfigurable logic
Field-Programmable Logic and Applications - Lecture Notes in Computer Science
◽
10.1007/3-540-60294-1_135
◽
1995
◽
pp. 409-418
◽
Cited By ~ 5
Author(s):
Patrick Lysaght
◽
Hugh Dick
◽
Gordon McGregor
◽
David McConnell
◽
Jonathan Stockwood
Keyword(s):
Reconfigurable Logic
◽
Dynamically Reconfigurable
Download Full-text
Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arrays
Field-Programmable Logic and Applications - Lecture Notes in Computer Science
◽
10.1007/3-540-60294-1_134
◽
1995
◽
pp. 399-408
◽
Cited By ~ 12
Author(s):
Maya Gokhale
◽
Aaron Marks
Keyword(s):
Parallel Programs
◽
Reconfigurable Logic
◽
Automatic Synthesis
◽
Dynamically Reconfigurable
Download Full-text
An Embedded Reconfigurable Logic Core based on Variable Grain Logic Cell Architecture
2007 International Conference on Field-Programmable Technology
◽
10.1109/fpt.2007.4439256
◽
2007
◽
Cited By ~ 5
Author(s):
Yoshiaki Satou
◽
Motoki Amagasaki
◽
Hiroshi Miura
◽
Kazunori Matsuyama
◽
Ryoichi Yamaguchi
◽
...
Keyword(s):
Reconfigurable Logic
◽
Cell Architecture
Download Full-text
A Dynamically Reconfigurable Processor with Multi-Mode Operation Based on Newly Developed Full-Adder/D-Flip-Flop Merged Module (FDMM)
10.7567/ssdm.2000.e-3-4
◽
2000
◽
Author(s):
Satoshi SAKAIDANI
◽
Naoto MIYAMOTO
◽
Tadahiro OHMI
Keyword(s):
Full Adder
◽
Flip Flop
◽
Reconfigurable Processor
◽
Dynamically Reconfigurable
◽
Mode Operation
◽
Multi Mode
Download Full-text
Nonvolatile FPGA Using 2T-1MTJ-Cell-Based Multi-Context Array for Power and Area Efficient Dynamically Reconfigurable Logic
10.7567/ssdm.2014.a-7-2
◽
2014
◽
Author(s):
D. Suzuki
◽
T. Hanyu
Keyword(s):
Reconfigurable Logic
◽
Dynamically Reconfigurable
◽
Area Efficient
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close