ESD Implantations for On-Chip ESD Protection With Layout Consideration in 0.18-<tex>$muhbox m$</tex>Salicided CMOS Technology

2005 ◽  
Vol 18 (2) ◽  
pp. 328-337 ◽  
Author(s):  
M.-D. Ker ◽  
C.-H. Chuang ◽  
W.-Y. Lo
2004 ◽  
Vol 35 (1) ◽  
pp. 404
Author(s):  
Ming-Dou Ker ◽  
Shih-Hung Chen ◽  
Tang-Kui Tseng

2017 ◽  
Vol 64 (10) ◽  
pp. 3979-3985 ◽  
Author(s):  
Jie-Ting Chen ◽  
Chun-Yu Lin ◽  
Ming-Dou Ker

Sign in / Sign up

Export Citation Format

Share Document