ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Design and Implementation of Low-Power Hardware Architecture With Single-Cycle Divider for On-Line Clustering Algorithm
IEEE Transactions on Circuits and Systems I Regular Papers
◽
10.1109/tcsi.2013.2239098
◽
2013
◽
Vol 60
(8)
◽
pp. 2165-2176
◽
Cited By ~ 6
Author(s):
Tse-Wei Chen
◽
Makoto Ikeda
Keyword(s):
Low Power
◽
Clustering Algorithm
◽
Hardware Architecture
◽
Single Cycle
◽
Design And Implementation
◽
On Line
Download Full-text
Related Documents
Cited By
References
Dual-stage hardware architecture of on-line clustering with high-throughput parallel divider for low-power signal processing
2012 IEEE COOL Chips XV
◽
10.1109/coolchips.2012.6216580
◽
2012
◽
Cited By ~ 1
Author(s):
Tse-Wei Chen
◽
Makoto Ikeda
Keyword(s):
Signal Processing
◽
Low Power
◽
High Throughput
◽
Hardware Architecture
◽
On Line
◽
Dual Stage
Download Full-text
A Low-Power Hardware Architecture for On-Line Supervised Learning in Multi-Layer Spiking Neural Networks
2018 IEEE International Symposium on Circuits and Systems (ISCAS)
◽
10.1109/iscas.2018.8351516
◽
2018
◽
Cited By ~ 3
Author(s):
Nan Zheng
◽
Pinaki Mazumder
Keyword(s):
Neural Networks
◽
Low Power
◽
Supervised Learning
◽
Hardware Architecture
◽
Spiking Neural Networks
◽
On Line
Download Full-text
Design and implementation of IAP on-line upgrading technology based on software trigger
Journal of Computer Applications
◽
10.3724/sp.j.1087.2012.01721
◽
2013
◽
Vol 32
(6)
◽
pp. 1721-1723
Author(s):
Jian-chun JIANG
◽
Zheng-shu WANG
◽
Hui-zong FENG
◽
Tao LIU
Keyword(s):
Design And Implementation
◽
On Line
Download Full-text
Hardware Architecture Design and Implementation of Different Space Modulation Techniques
IEEE Communications Magazine
◽
10.1109/mcom.001.2000340
◽
2020
◽
Vol 58
(12)
◽
pp. 57-63
Author(s):
Raed Mesleh
◽
Omar Hiari
Keyword(s):
Hardware Architecture
◽
Architecture Design
◽
Design And Implementation
◽
Modulation Techniques
◽
Space Modulation
Download Full-text
Design and Implementation of a Low Power Ternary Content Addressable Memory (TCAM)
2020 International SoC Design Conference (ISOCC)
◽
10.1109/isocc50952.2020.9333092
◽
2020
◽
Author(s):
Karthik S
◽
Karthick D
◽
Sanjaya M V
◽
Madhav Rao
Keyword(s):
Low Power
◽
Content Addressable Memory
◽
Design And Implementation
◽
Ternary Content Addressable Memory
Download Full-text
Design and implementation of low-power DCT chip for portable multimedia terminals
1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374)
◽
10.1109/sips.1998.715771
◽
2002
◽
Author(s):
L.-G. Chen
◽
J.-Y. Jiu
◽
H.-C. Chang
Keyword(s):
Low Power
◽
Design And Implementation
Download Full-text
Design and implementation of low-power low-cost quasi steady-state magnetoplasmadynamic propulsion using Ar-He and N2-He gas mixtures
International Journal of Aerospace System Science and Engineering
◽
10.1504/ijasse.2021.114118
◽
2021
◽
Vol 1
(1)
◽
pp. 20
Author(s):
C.A. Barry Stoute
Keyword(s):
Steady State
◽
Low Power
◽
Low Cost
◽
Gas Mixtures
◽
Quasi Steady State
◽
Design And Implementation
Download Full-text
Design and implementation of area efficient, low power AMBA-APB Bridge for SoC
2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE)
◽
10.1109/icgccee.2014.6922239
◽
2014
◽
Author(s):
Abhijeet Paunikar
◽
Rohan Gavankar
◽
Nachiket Umarikar
◽
K. Sivasankaran
Keyword(s):
Low Power
◽
Design And Implementation
◽
Area Efficient
Download Full-text
Hardware architecture and VLSI implementation of a low-power high-performance polyphase channelizer with applications to subband adaptive filtering
2004 IEEE International Conference on Acoustics, Speech, and Signal Processing
◽
10.1109/icassp.2004.1327056
◽
2004
◽
Author(s):
Yongtao Wang
◽
H. Mahmoodi
◽
Lih-Yih Chiou
◽
Hunsoo Choo
◽
Jongsun Park
◽
...
Keyword(s):
Low Power
◽
Adaptive Filtering
◽
High Performance
◽
Hardware Architecture
◽
Vlsi Implementation
◽
Polyphase Channelizer
Download Full-text
Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core
9th EUROMICRO Conference on Digital System Design (DSD'06)
◽
10.1109/dsd.2006.40
◽
2006
◽
Cited By ~ 140
Author(s):
P. Hamalainen
◽
T. Alho
◽
M. Hannikainen
◽
T.D. Hamalainen
Keyword(s):
Low Power
◽
Low Area
◽
Design And Implementation
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close