scholarly journals FPGA Based Packet Classification Using Multi-Pipeline Architecture

Author(s):  
R. Sathesh Raaj
2009 ◽  
Vol 29 (2) ◽  
pp. 500-502
Author(s):  
Deng PAN ◽  
Da-fang ZHANG ◽  
Kun XIE ◽  
Ji ZHANG

Sign in / Sign up

Export Citation Format

Share Document