Process and Manufacturing Challenges for High-K Gate Stack Systems

1999 ◽  
Vol 567 ◽  
Author(s):  
M.C. Gilmer ◽  
T-Y Luo ◽  
H.R. Huff ◽  
M.D. Jackson ◽  
S. Kim ◽  
...  

ABSTRACTA design-of-experiments methodology was implemented to assess the commercial equipment viability to fabricate the high-K dielectrics Ta2O5, TiO2 and BST (70/30 and 50/50 compositions) for use as gate dielectrics. The high-K dielectrics were annealed in 100% or 10% O2 for different times and temperatures in conjunction with a previously prepared NH3 nitrided or 14N implanted silicon surface. Five metal electrode configurations—Ta, TaN, W, WN and TiN—were concurrently examined. Three additional silicon surface configurations were explored in conjunction with a more in-depth set of time and temperature anneals for Ta2O5. Electrical characterization of capacitors fabricated with the above high-K gate dielectrics, as well as SIMS and TEM analysis, indicate that the post high-K deposition annealing temperature was the most significant variable impacting the leakage current density, although there was minimal influence on the capacitance. Further studies are required, however, to clarify the physical mechanisms underlying the electrical data presented.

2010 ◽  
Vol 518 (9) ◽  
pp. 2505-2508
Author(s):  
Kana Hirayama ◽  
Wataru Kira ◽  
Keisuke Yoshino ◽  
Haigui Yang ◽  
Dong Wang ◽  
...  

2010 ◽  
Vol 7 (2) ◽  
pp. 316-320 ◽  
Author(s):  
D. Müller-Sajak ◽  
A. Cosceev ◽  
C. Brand ◽  
K. R. Hofmann ◽  
H. Pfnür

1997 ◽  
Vol 144 (9) ◽  
pp. 3299-3304 ◽  
Author(s):  
T. K. Nguyen ◽  
L. M. Landsberger ◽  
S. Belkouch ◽  
C. Jean

Sign in / Sign up

Export Citation Format

Share Document