Analysis and Modeling of Mueller-Muller Clock and Data Recovery Circuits
Keyword(s):
In this paper, an accurate linear model of the Mueller-Muller phase detector (MMPD)-based clock and data recovery circuit (MM-CDR) is proposed, which analyzes several critical points of the MM-CDR including the linearization of the MMPD and the gain of the voter. Using our technique, the jitter between the recovery clock and the input data can be estimated with a sub-picosecond accuracy, as demonstrated in the simulation results of a 56 Gb/s quarter-rate MM-CDR implemented in 28 nm CMOS.
2013 ◽
Vol 385-386
◽
pp. 1278-1281
◽
2009 ◽
Vol 56
(1)
◽
pp. 6-10
◽
Keyword(s):
2001 ◽
Vol 36
(5)
◽
pp. 761-768
◽
2016 ◽
Vol 16
(3)
◽
pp. 287-292
2019 ◽
Vol 2
(3)
◽
pp. 21-24
◽
2021 ◽
Vol 68
(1)
◽
pp. 89-102
2013 ◽
Vol 7
(3)
◽
pp. 159-168
◽
Keyword(s):