Nonvolatile operation of vertical ferroelectric gate-all-around nanowire transistors

2021 ◽  
Author(s):  
Hironori Fujisawa ◽  
Kazuma Ikeda ◽  
Seiji Nakashima
Keyword(s):  
Nanowire Transistors

Fabrication and optoelectronic characterization of suspended In2O3 nanowire transistors

2021 ◽  
Vol 14 (1) ◽  
pp. 1-10
Author(s):  
JIANG Yi-yang ◽  
◽  
CHEN Yan ◽  
WANG Xu-dong ◽  
ZHAO Dong-yang ◽  
...  
Keyword(s):  
Nanowire Transistors

Germanium nanowire transistors stack up

2021 ◽  
Vol 4 (7) ◽  
pp. 452-452
Author(s):  
Stuart Thomas
Keyword(s):  
Nanowire Transistors

Analytical Compact Model for Transcapacitances of Junctionless Nanowire Transistors

2021 ◽  
Author(s):  
Marcelo A. Pavanello ◽  
Thales A. Ribeiro ◽  
Antonio Cerdeira ◽  
Fernando Avila-Herrera
Keyword(s):  
Compact Model ◽  
Nanowire Transistors

InAs Nanowire Transistors as Gas Sensor and the Response Mechanism

Nano Letters ◽  
2009 ◽  
Vol 9 (12) ◽  
pp. 4348-4351 ◽  
Author(s):  
Juan Du ◽  
Dong Liang ◽  
Hao Tang ◽  
Xuan P.A. Gao
Keyword(s):  
Gas Sensor ◽  
Response Mechanism ◽  
Nanowire Transistors

Quantum Confinement Induced Performance Enhancement in Sub-5-nm Lithographic Si Nanowire Transistors

Nano Letters ◽  
2011 ◽  
Vol 11 (4) ◽  
pp. 1412-1417 ◽  
Author(s):  
Krutarth Trivedi ◽  
Hyungsang Yuk ◽  
Herman Carlo Floresca ◽  
Moon J. Kim ◽  
Walter Hu
Keyword(s):  
Quantum Confinement ◽  
Performance Enhancement ◽  
Si Nanowire ◽  
Nanowire Transistors

Nanowire transistors with ferroelectric gate dielectrics: Enhanced performance and memory effects

2004 ◽  
Vol 84 (22) ◽  
pp. 4553-4555 ◽  
Author(s):  
Bo Lei ◽  
Chao Li ◽  
Daihua Zhang ◽  
Q. F. Zhou ◽  
K. K. Shung ◽  
...  
Keyword(s):  
Gate Dielectrics ◽  
Memory Effects ◽  
Nanowire Transistors

Proposal of compact analytical modeling for trigate junctionless nanowire transistors

2015 ◽  
Author(s):  
Fernando Avila-Herrera ◽  
Antonio Cerdeira ◽  
Magali Estrada ◽  
Bruna Cardoso Paz ◽  
Marcelo Antonio Pavanello
Keyword(s):  
Analytical Modeling ◽  
Nanowire Transistors

Analysis of the substrate bias effect on the interface trapped charges in junctionless nanowire transistors through low-frequency noise characterization

2017 ◽  
Vol 178 ◽  
pp. 17-20 ◽  
Author(s):  
Rodrigo Trevisoli Doria ◽  
Renan Trevisoli ◽  
Michelly de Souza ◽  
Sylvain Barraud ◽  
Maud Vinet ◽  
...  
Keyword(s):  
Low Frequency ◽  
Frequency Noise ◽  
Substrate Bias ◽  
Low Frequency Noise ◽  
Bias Effect ◽  
Nanowire Transistors ◽  
Noise Characterization

A Continuous Compact Model Incorporating Higher-Order Correction for Junctionless Nanowire Transistors With Arbitrary Doping Profiles

2016 ◽  
Vol 15 (4) ◽  
pp. 657-665 ◽  
Author(s):  
Chuyang Hong ◽  
Libo Yang ◽  
Qi Cheng ◽  
Ting Han ◽  
James B. Kuo ◽  
...  
Keyword(s):  
Higher Order ◽  
Compact Model ◽  
Order Correction ◽  
Nanowire Transistors ◽  
Doping Profiles
Sign in / Sign up

Export Citation Format

Share Document