hardware performance
Recently Published Documents


TOTAL DOCUMENTS

191
(FIVE YEARS 45)

H-INDEX

19
(FIVE YEARS 3)

2022 ◽  
Vol 14 (1) ◽  
pp. 24
Author(s):  
Hui Yan ◽  
Chaoyuan Cui

Cache side channel attacks, as a type of cryptanalysis, seriously threaten the security of the cryptosystem. These attacks continuously monitor the memory addresses associated with the victim’s secret information, which cause frequent memory access on these addresses. This paper proposes CacheHawkeye, which uses the frequent memory access characteristic of the attacker to detect attacks. CacheHawkeye monitors memory events by CPU hardware performance counters. We proved the effectiveness of CacheHawkeye on Flush+Reload and Flush+Flush attacks. In addition, we evaluated the accuracy of CacheHawkeye under different system loads. Experiments demonstrate that CacheHawkeye not only has good accuracy but can also adapt to various system loads.


2021 ◽  
Author(s):  
Juan-David Guerrero-Balaguera ◽  
Josie E. Rodriguez Condia ◽  
Matteo Sonza Reorda

2021 ◽  
Vol 20 (5s) ◽  
pp. 1-26
Author(s):  
Abraham Peedikayil Kuruvila ◽  
Anushree Mahapatra ◽  
Ramesh Karri ◽  
Kanad Basu

Micro-architectural footprints can be used to distinguish one application from another. Most modern processors feature hardware performance counters to monitor the various micro-architectural events when an application is executing. These ready-made hardware performance counters can be used to create program fingerprints and have been shown to successfully differentiate between individual applications. In this paper, we demonstrate how ready-made hardware performance counters, due to their coarse-grain nature (low sampling rate and bundling of similar events, e.g., number of instructions instead of number of add instructions), are insufficient to this end. This observation motivates exploration of tailor-made hardware performance counters to capture fine-grain characteristics of the programs. As a case study, we evaluate both ready-made and tailor-made hardware performance counters using post-quantum cryptographic key encapsulation mechanism implementations. Machine learning models trained on tailor-made hardwareperformance counter streams demonstrate that they can uniquely identify the behavior of every post-quantum cryptographic key encapsulation mechanism algorithm with at least 98.99% accuracy.


2021 ◽  
Author(s):  
Bhargav Achary Dandpati Kumar ◽  
Sai Chandra Teja R ◽  
Sparsh Mittal ◽  
Biswabandan Panda ◽  
C. Krishna Mohan

Author(s):  
Jiří Filipovič ◽  
Jana Hozzová ◽  
Amin Nezarat ◽  
Jaroslav Ol'ha ◽  
Filip Petrovič

Electronics ◽  
2021 ◽  
Vol 10 (14) ◽  
pp. 1634
Author(s):  
Lingyu Chen ◽  
Meicheng Zheng ◽  
Shunqiang Duan ◽  
Weilin Luo ◽  
Ligang Yao

The YOLOv4 neural network is employed for underwater target recognition. To improve the accuracy and speed of recognition, the structure of YOLOv4 is modified by replacing the upsampling module with a deconvolution module and by incorporating depthwise separable convolution into the network. Moreover, the training set used in the YOLO network is preprocessed by using a modified mosaic augmentation, in which the gray world algorithm is used to derive two images when performing mosaic augmentation. The recognition results and the comparison with the other target detectors demonstrate the effectiveness of the proposed YOLOv4 structure and the method of data preprocessing. According to both subjective and objective evaluation, the proposed target recognition strategy can effectively improve the accuracy and speed of underwater target recognition and reduce the requirement of hardware performance as well.


Sign in / Sign up

Export Citation Format

Share Document